From WikiChip
Difference between revisions of "amd/ryzen 7/1700"
(+cache info) |
|||
Line 102: | Line 102: | ||
|l3 desc=16-way set associative | |l3 desc=16-way set associative | ||
}} | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{empty section}} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features}} |
Revision as of 17:30, 22 February 2017
Template:mpu Ryzen 7 1700 is a 64-bit octa-core high-end performance x86 desktop microprocessor introduced by AMD in early 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1700 operates at a base frequency of 3 GHz with a TDP of 65 W and a Boost frequency of 3.7 GHz.
Cache
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
This section is empty; you can help add the missing info by editing this page. |
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||
|
Facts about "Ryzen 7 1700 - AMD"
l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |