From WikiChip
Difference between revisions of "intel/celeron/g3950"
< intel‎ | celeron

Line 1: Line 1:
 
{{intel title|Celeron G3950}}
 
{{intel title|Celeron G3950}}
 
{{mpu
 
{{mpu
−
| future              = Yes
+
| name                = Celeron G3950
−
| name                = Intel Celeron G3950
 
 
| no image            = Yes
 
| no image            = Yes
 +
| image              =
 +
| image size          =
 +
| caption            =
 
| designer            = Intel
 
| designer            = Intel
 
| manufacturer        = Intel
 
| manufacturer        = Intel
Line 9: Line 11:
 
| part number        = BX80677G3950
 
| part number        = BX80677G3950
 
| part number 1      =  
 
| part number 1      =  
−
| part number 2      =
+
| s-spec              = SR35J
−
| part number 3      =  
 
 
| market              = Desktop
 
| market              = Desktop
−
| first announced    =  
+
| first announced    = January 3, 2017
−
| first launched      = 2017
+
| first launched      = January 3, 2017
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
 +
| release price      = $52.00
  
 
| family              = Celeron
 
| family              = Celeron
 
| series              = G3900
 
| series              = G3900
 
| locked              = Yes
 
| locked              = Yes
−
| frequency          = 2,900 MHz
+
| frequency          = 3,000 MHz
 
| bus type            = DMI 3.0
 
| bus type            = DMI 3.0
 
| bus speed          =  
 
| bus speed          =  
 
| bus rate            = 8 GT/s
 
| bus rate            = 8 GT/s
−
| clock multiplier    = 29
+
| bus links           =  
−
| s-spec              =
+
| clock multiplier    = 30
−
| s-spec es           =  
+
| cpuid              = 306A9
−
| s-spec qs          =  
 
−
| cpuid              =  
 
  
 
| isa family          = x86
 
| isa family          = x86
 
| isa                = x86-64
 
| isa                = x86-64
 
| microarch          = Kaby Lake
 
| microarch          = Kaby Lake
−
| platform            =  
+
| platform            = Kaby Lake
 +
| chipset            =
 +
| chipset 2          =  
 
| core name          = Kaby Lake S
 
| core name          = Kaby Lake S
−
| core stepping      =  
+
| core family        = 6
 +
| core model          = 58
 +
| core stepping      = S0
 +
| core stepping 2    =  
 
| process            = 14 nm
 
| process            = 14 nm
 
| transistors        =  
 
| transistors        =  
 
| technology          = CMOS
 
| technology          = CMOS
−
| die size           =  
+
| die area           =
 +
| die width          =
 +
| die length          =  
 
| word size          = 64 bit
 
| word size          = 64 bit
 
| core count          = 2
 
| core count          = 2
 
| thread count        = 2
 
| thread count        = 2
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 64 GiB
+
| max memory          = 64
  
 
| electrical          = Yes
 
| electrical          = Yes
−
| power              =
+
| v core min          = 0.25 V
−
| v core             =  
+
| v core max          = 1.52 V
−
| v core tolerance    =  
+
| tdp                = 51 W
−
| v io                =  
+
| tdp typical        =  
−
| v io tolerance      =  
+
| ctdp down          =  
−
| sdp                =  
+
| ctdp down frequency =  
−
| tdp                =  
+
| ctdp up            =  
−
| temp min            =  
+
| ctdp up frequency  =  
−
| temp max            =  
+
| tjunc min          = 0 °C
−
| tjunc min          =  
+
| tjunc max          = 100 °C
−
| tjunc max          =  
+
| tcase min          =  
−
| tcase min          = 0 °C
+
| tcase max          =  
−
| tcase max          = ? °C
+
| tstorage min        = -25 °C
−
| tstorage min        =  
+
| tstorage max        = 125 °C
−
| tstorage max        =  
+
| tambient min        =  
 +
| tambient max        =  
  
−
| packaging          = Yes
+
| package module 1    = {{packages/intel/lga-1151}}
−
| package             = FCLGA-1151
 
−
| package type        = FCLGA
 
−
| package pitch      = 0.914 mm
 
−
| package size        = 37.5 mm x 37.5 mm
 
−
| socket              = LGA-1151
 
−
| socket type        = LGA
 
 
}}
 
}}
 
'''Celeron G3950''' is a {{arch|64}} [[dual-core]] budget [[x86]] desktop microprocessors introduced by [[Intel]] in early 2017. The G3950, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 3 GHz and with a TDP of 51 W and supports up to 64 GiB of dual-channel non-ECC DDR4-2400. Additionally the G3950 incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 350 MHz with a burst frequency of 1.05 GHz.
 
'''Celeron G3950''' is a {{arch|64}} [[dual-core]] budget [[x86]] desktop microprocessors introduced by [[Intel]] in early 2017. The G3950, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's improved [[14 nm|14nm+ process]]. This processor operates at 3 GHz and with a TDP of 51 W and supports up to 64 GiB of dual-channel non-ECC DDR4-2400. Additionally the G3950 incorporates Intel's {{intel|HD Graphics 610}} [[IGP]] operating at 350 MHz with a burst frequency of 1.05 GHz.

Revision as of 16:15, 5 January 2017

Template:mpu Celeron G3950 is a 64-bit dual-core budget x86 desktop microprocessors introduced by Intel in early 2017. The G3950, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's improved 14nm+ process. This processor operates at 3 GHz and with a TDP of 51 W and supports up to 64 GiB of dual-channel non-ECC DDR4-2400. Additionally the G3950 incorporates Intel's HD Graphics 610 IGP operating at 350 MHz with a burst frequency of 1.05 GHz.

Cache

Main article: Kaby Lake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core, write-back)
L3$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
2x1 MiB 12-way set associative (shared)

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 610
Device ID 0x5902
Displays 3
Frequency  ? MHz
"? MHz" is not a number.
Max frequency  ? MHz
"? MHz" is not a number.
Max memory  ? GiB
"? GiB" is not a number.
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12
OpenGL 4.4
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 3840x2160 @60 Hz, 2880x1800 @60 Hz
Max eDP Res 3840x2160 @60 Hz, 3840x2160 @60 Hz
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Clear Video

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/celeron/g3950&oldid=32794"
Facts about "Celeron G3950 - Intel"
RDF feed
device id0x5902 +
has featureintegrated gpu +
integrated gpuIntel HD Graphics 610 +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +