Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "cavium/octeon/cn3850-500bg1521-exp"
| Line 14: | Line 14: | ||
| part number 3 = | | part number 3 = | ||
| market = Networking | | market = Networking | ||
| − | | first announced = | + | | first announced = August 22, 2005 |
| − | | first launched = | + | | first launched = August 22, 2005 |
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
Revision as of 00:41, 11 December 2016
Template:mpu The CN3850-500 EXP is a 64-bit dodeca-core MIPS communication microprocessor designed by Cavium and introduced in 2005. This processor, which incorporates twelve cnMIPS cores, operates at 500 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and RegEx. This MPU supports up to 16 GiB of DDR2-800 ECC memory.
Contents
Cache
- Main article: cnMIPS § Cache
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
|||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||||
|
||||||||||||||||
Expansions
 |
Expansion Options
|
|||||||||||||||
|
||||||||||||||||
Networking
 |
Networking
|
|||||||
|
||||||||
Hardware Accelerators
[Edit/Modify Accelerators Info]
 |
Hardware Accelerators
|
|||||||||||||||||
|
||||||||||||||||||
Block diagram
Datasheet
Facts about "CN3850-500 EXP - Cavium"
| has ecc memory support | true + |
| has hardware accelerators for data compression | true + |
| has hardware accelerators for data decompression | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for regular expression | true + |
| has hardware accelerators for tcp packet processing | true + |
| l1$ size | 480 KiB (491,520 B, 0.469 MiB) + |
| l1d$ description | 64-way set associative + |
| l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
| l1i$ description | 64-way set associative + |
| l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
| max memory channels | 1 + |
| supported memory type | DDR2-800 + |