From WikiChip
Difference between revisions of "intel/core i3/i3-7320"
< intel‎ | core i3

Line 1: Line 1:
 
{{intel title|Core i3-7320}}
 
{{intel title|Core i3-7320}}
 
{{mpu
 
{{mpu
−
| future              = Yes
 
 
| name                = Core i3-7320
 
| name                = Core i3-7320
−
| no image            = yes
+
| no image            = Yes
 
| image              =  
 
| image              =  
 
| image size          =  
 
| image size          =  
Line 13: Line 12:
 
| part number 1      =  
 
| part number 1      =  
 
| part number 2      =  
 
| part number 2      =  
−
| part number 3      =  
+
| s-spec              = SR358
 +
| s-spec 2            =  
 
| market              = Desktop
 
| market              = Desktop
−
| first announced    =  
+
| first announced    = January 3, 2017
−
| first launched      = 2017
+
| first launched      = January 3, 2017
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
 +
| release price      = $157.00
  
 
| family              = Core i3
 
| family              = Core i3
−
| series              =  
+
| series              = i3-7300
 
| locked              = Yes
 
| locked              = Yes
 
| frequency          = 4,100 MHz
 
| frequency          = 4,100 MHz
−
| turbo frequency    =
 
−
| turbo frequency1    =
 
−
| turbo frequency2    =
 
−
| turbo frequency3    =
 
−
| turbo frequency4    =
 
−
| turbo frequency5    =
 
−
| turbo frequency6    =
 
−
| turbo frequency7    =
 
−
| turbo frequency8    =
 
 
| bus type            = DMI 3.0
 
| bus type            = DMI 3.0
 
| bus speed          =  
 
| bus speed          =  
 
| bus rate            = 8 GT/s
 
| bus rate            = 8 GT/s
 
| clock multiplier    = 41
 
| clock multiplier    = 41
−
| s-spec              =
 
−
| s-spec es          =
 
−
| s-spec qs          =
 
 
| cpuid              =  
 
| cpuid              =  
  
Line 45: Line 34:
 
| isa                = x86-64
 
| isa                = x86-64
 
| microarch          = Kaby Lake
 
| microarch          = Kaby Lake
−
| platform            =  
+
| platform            = Kaby Lake
−
| chipset            =  
+
| chipset            = Sunrise Point
 +
| chipset 2          = Union Point
 
| core name          = Kaby Lake S
 
| core name          = Kaby Lake S
−
| core family        =  
+
| core family        = Core i3
−
| core model          =  
+
| core model          = 158
−
| core stepping      =  
+
| core stepping      = S0
 +
| core stepping 2    =  
 
| process            = 14 nm
 
| process            = 14 nm
 
| transistors        =  
 
| transistors        =  
Line 57: Line 48:
 
| die width          =  
 
| die width          =  
 
| die length          =  
 
| die length          =  
−
| word size          = 32 bit
+
| word size          = 64 bit
 
| core count          = 2
 
| core count          = 2
 
| thread count        = 4
 
| thread count        = 4
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 64 GB
+
| max memory          = 64 GiB
−
| max memory addr    =
 
  
 
| electrical          = Yes
 
| electrical          = Yes
−
| power              =
+
| v core min          = 0.55 V
−
| v core             =  
+
| v core max          = 1.52 V
−
| v core tolerance    =
 
−
| v io                =
 
−
| v io tolerance      =  
 
 
| sdp                =  
 
| sdp                =  
−
| tdp                =  
+
| tdp                = 51 W
−
| temp min           =  
+
| tjunc min           = 0 °C
−
| temp max           =  
+
| tjunc max           = 100 °C
−
| tjunc min          =  
+
| tcase min          =  
−
| tjunc max          =  
+
| tcase max          =  
−
| tcase min           = 0 °C
+
| tstorage min       = -25 °C
−
| tcase max           = ? °C
+
| tstorage max       = 125 °C
−
| tstorage min        =  
+
| tambient min        =  
−
| tstorage max        =  
+
| tambient max        =  
  
−
| packaging          = Yes
+
| package module 1    = {{packages/intel/lga-1151}}
−
| package             = FCLGA-1151
 
−
| package type        = FCLGA
 
−
| package pitch      = 0.914 mm
 
−
| package size        = 37.5 mm x 37.5 mm
 
−
| socket              = LGA-1151
 
−
| socket type        = LGA
 
 
}}
 
}}
 
The '''Core i3-7320''' is a {{arch|64}} [[dual-core]] [[x86]] low-end [[microprocessor]] set to be introduced by [[Intel]] in early 2017. This processor operates at 4.1 GHz.
 
The '''Core i3-7320''' is a {{arch|64}} [[dual-core]] [[x86]] low-end [[microprocessor]] set to be introduced by [[Intel]] in early 2017. This processor operates at 4.1 GHz.

Revision as of 17:19, 4 January 2017

Template:mpu The Core i3-7320 is a 64-bit dual-core x86 low-end microprocessor set to be introduced by Intel in early 2017. This processor operates at 4.1 GHz.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.

Cache

Main article: Kaby Lake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core, write-back)
L3$ 4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
shared
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_i3/i3-7320&oldid=32543"
Facts about "Core i3-7320 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ descriptionshared +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +