From WikiChip
Difference between revisions of "socionext/sc2a11"
< socionext

Line 1: Line 1:
 
{{socionext title|SC2A11}}
 
{{socionext title|SC2A11}}
 
{{mpu
 
{{mpu
 +
| future              = Yes
 
| name                = Socionext SC2A11
 
| name                = Socionext SC2A11
 
| no image            = Yes
 
| no image            = Yes
Line 109: Line 110:
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l3 cache=4 MiB
 
|l3 cache=4 MiB
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=DDR4-2133
 +
|ecc=Yes
 +
|max mem=
 +
|controllers=
 +
|channels=1
 +
|max bandwidth=15.89 GiB/s
 +
|bandwidth schan=15.89 GiB/s
 +
|bandwidth dchan=
 
}}
 
}}

Revision as of 02:41, 4 December 2016

Template:mpu SC2A11 is a 64-bit tetracosa-core ARM system on a chip designed by Socionext for low-power servers and cloud/IoT edge computing. This chip, which incorporates 24 ultra-low power Cortex-A53 cores, operates at 1 GHz and supports up to DDR4-2133 EEC memory.

Cache

Main article: Cortex-A53 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.5 MiB
1,536 KiB
1,572,864 B
L1I$768 KiB
786,432 B
0.75 MiB
24x32 KiB2-way set associative 
L1D$768 KiB
786,432 B
0.75 MiB
24x32 KiB4-way set associative 
L2$1.5 MiB
1,536 KiB
1,572,864 B
0.00146 GiB
  2x256 KiB16-way set associative 
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
     

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2133
Supports ECCYes
Channels1
Max Bandwidth15.89 GiB/s
16,271.36 MiB/s
17.062 GB/s
17,061.758 MB/s
0.0155 TiB/s
0.0171 TB/s
Bandwidth
Single 15.89 GiB/s
Retrieved from "https://en.wikichip.org/w/index.php?title=socionext/sc2a11&oldid=30355"
Facts about "SC2A11 - Socionext"
RDF feed
has ecc memory supporttrue +
l1$ size1,536 KiB (1,572,864 B, 1.5 MiB) +
l1d$ description4-way set associative +
l1d$ size768 KiB (786,432 B, 0.75 MiB) +
l1i$ description2-way set associative +
l1i$ size768 KiB (786,432 B, 0.75 MiB) +
l2$ description16-way set associative +
l2$ size1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
max memory bandwidth15.89 GiB/s (16,271.36 MiB/s, 17.062 GB/s, 17,061.758 MB/s, 0.0155 TiB/s, 0.0171 TB/s) +
max memory channels1 +
supported memory typeDDR4-2133 +