Difference between revisions of "intel/xeon e7/e7-2850"

Revision as of 02:27, 2 December 2016

Template:mpu Xeon E7-2850 is a 64-bit deca-core x86 data center microprocessor that supports up to 2 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2 GHz with turob frequency of 2.4 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 1 TB of memory.

Cache

Main article: Westmere § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

640 KiB

655,360 B
0.625 MiB

L1I$	320 KiB 327,680 B 0.313 MiB	10x32 KiB	4-way set associative	write-back
L1D$	320 KiB 327,680 B 0.313 MiB	10x32 KiB	8-way set associative	write-back

L2$

2.56 MiB

2,621.44 KiB
2,684,354.56 B
0.0025 GiB

		10x256 KiB	8-way set associative	write-back

L3$

24 MiB

24,576 KiB
25,165,824 B
0.0234 GiB

		10x2.4 MiB	16-way set associative	write-back

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR3-1066
Supports ECC	Yes
Max Mem	1 TiB
Controllers	1
Channels	4
Max Bandwidth	31.77 GiB/s 32,532.48 MiB/s 34.113 GB/s 34,112.778 MB/s 0.031 TiB/s 0.0341 TB/s
Bandwidth	Single 7.942 GiB/s Double 15.88 GiB/s Triple 23.83 GiB/s Quad 31.77 GiB/s

Features

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AES	AES Encryption Instructions

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 1.0	Turbo Boost Technology 1.0
EIST	Enhanced SpeedStep Technology
TXT	Trusted Execution Technology (SMX)
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)

@@ Line 59: / Line 59: @@
 | thread count        = 20
 | max cpus            = 2
-| max memory          = 1,024 GB
+| max memory          = 1 TiB
 | electrical          = Yes

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon E7-2850 - Intel#package +
base frequency	1,999.99 MHz (2 GHz, 1,999,990 kHz) +
bus rate	6,400 MT/s (6.4 GT/s, 6,400,000 kT/s) +
bus type	QPI +
chipset	Boxboro +
clock multiplier	15 +
core count	10 +
core family	6 +
core model	47 +
core name	Westmere EX +
core stepping	A2 +
core voltage	1.35 V (13.5 dV, 135 cV, 1,350 mV) +
cpuid	206F2 +
designer	Intel +
die area	513 mm² (0.795 in², 5.13 cm², 513,000,000 µm²) +
family	Xeon E7 +
first announced	April 5, 2011 +
first launched	April 5, 2011 +
full page name	intel/xeon e7/e7-2850 +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 1 0	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	640 KiB (655,360 B, 0.625 MiB) +
l1d$ description	8-way set associative +
l1d$ size	320 KiB (327,680 B, 0.313 MiB) +
l1i$ description	4-way set associative +
l1i$ size	320 KiB (327,680 B, 0.313 MiB) +
l2$ description	8-way set associative +
l2$ size	2.56 MiB (2,621.44 KiB, 2,684,354.56 B, 0.0025 GiB) +
l3$ description	16-way set associative +
l3$ size	24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
last order	August 21, 2015 +
last shipment	February 2, 2018 +
ldate	April 5, 2011 +
manufacturer	Intel +
market segment	Server +
max case temperature	342.15 K (69 °C, 156.2 °F, 615.87 °R) +
max cpu count	2 +
max memory	1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth	31.77 GiB/s (32,532.48 MiB/s, 34.113 GB/s, 34,112.778 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels	4 +
max storage temperature	358.15 K (85 °C, 185 °F, 644.67 °R) +
microarchitecture	Westmere +
min case temperature	278.15 K (5 °C, 41 °F, 500.67 °R) +
min storage temperature	233.15 K (-40 °C, -40 °F, 419.67 °R) +
model number	E7-2850 +
name	Xeon E7-2850 +
package	FCLGA-8 +
part number	AT80615007452AA +
platform	Boxboro +
process	32 nm (0.032 μm, 3.2e-5 mm) +
release price	$ 2,558.00 (€ 2,302.20, £ 2,071.98, ¥ 264,318.14) +
s-spec	SLC3W +
series	E7-2800 +
smp max ways	2 +
supported memory type	DDR3-1066 +
tdp	130 W (130,000 mW, 0.174 hp, 0.13 kW) +
technology	CMOS +
thread count	20 +
transistor count	2,600,000,000 +
turbo frequency (10 cores)	2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (1 core)	2,666.66 MHz (2.667 GHz, 2,666,660 kHz) +
turbo frequency (2 cores)	2,666.66 MHz (2.667 GHz, 2,666,660 kHz) +
turbo frequency (3 cores)	2,666.66 MHz (2.667 GHz, 2,666,660 kHz) +
turbo frequency (4 cores)	2,666.66 MHz (2.667 GHz, 2,666,660 kHz) +
turbo frequency (5 cores)	2,533.33 MHz (2.533 GHz, 2,533,330 kHz) +
turbo frequency (6 cores)	2,533.33 MHz (2.533 GHz, 2,533,330 kHz) +
turbo frequency (7 cores)	2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (8 cores)	2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (9 cores)	2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas