-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "Template:memory controller"
Line 22: | Line 22: | ||
-->{{#if: {{{channels|}}}|<tr><th>Channels</th><td>{{{channels}}}</td></tr>}}<!-- | -->{{#if: {{{channels|}}}|<tr><th>Channels</th><td>{{{channels}}}</td></tr>}}<!-- | ||
-->{{#if: {{{max bandwidth|}}}|<tr><th>Max Bandwidth</th><td>{{{max bandwidth}}}</td></tr>}}<!-- | -->{{#if: {{{max bandwidth|}}}|<tr><th>Max Bandwidth</th><td>{{{max bandwidth}}}</td></tr>}}<!-- | ||
− | -->{{#if: {{{bandwidth schan|}}}{{{bandwidth dchan|}}}{{{bandwidth tchan|}}}{{{bandwidth qchan|}}}{{{bandwidth | + | -->{{#if: {{{bandwidth schan|}}}{{{bandwidth dchan|}}}{{{bandwidth tchan|}}}{{{bandwidth qchan|}}}{{{bandwidth schan|}}}|<tr><th>Bandwidth</th> |
<td> | <td> | ||
<table><!-- | <table><!-- |
Revision as of 17:16, 27 November 2016
![]() |
Integrated Memory Controller
|
|
|