From WikiChip
Difference between revisions of "Template:x86 features"

(changed the box to scale instead of fixed width)
Line 1: Line 1:
<div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block; width: 730px;">
+
<div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block;">
 
<span style="margin: -12px -2px; float: right;">[[Special:FormEdit/x86 features/{{FULLPAGENAME}}|<nowiki>[Edit/Modify Supported Features]</nowiki>]]</span>
 
<span style="margin: -12px -2px; float: right;">[[Special:FormEdit/x86 features/{{FULLPAGENAME}}|<nowiki>[Edit/Modify Supported Features]</nowiki>]]</span>
 
<table>
 
<table>
Line 9: Line 9:
 
</tr>
 
</tr>
 
<tr style="vertical-align:top;"><td>
 
<tr style="vertical-align:top;"><td>
<table class="tl1" style="font-size: 0.9em;"><!--
+
<table class="tl1" style="font-size: 0.9em; float: left;"><!--
-->{{#if: {{istrue|{{{mmx|}}}}} | <tr><th style="width: 70px;">MMX</th><td>MMX Extension</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{mmx|1}}}}} | <tr><th style="width: 70px;">MMX</th><td>MMX Extension</td></tr> }}<!--
-->{{#if: {{istrue|{{{emmx|}}}}} | <tr><th style="width: 70px;">EMMX</th><td>Extended MMX Extension</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{emmx|1}}}}} | <tr><th style="width: 70px;">EMMX</th><td>Extended MMX Extension</td></tr> }}<!--
-->{{#if: {{istrue|{{{3dnow|}}}}} | <tr><th style="width: 70px;">3DNow!</th><td>3DNow! Extension</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{3dnow|1}}}}} | <tr><th style="width: 70px;">3DNow!</th><td>3DNow! Extension</td></tr> }}<!--
-->{{#if: {{istrue|{{{e3dnow|}}}}} | <tr><th style="width: 70px;">E3DNow!</th><td>Extended 3DNow! Extension</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{e3dnow|1}}}}} | <tr><th style="width: 70px;">E3DNow!</th><td>Extended 3DNow! Extension</td></tr> }}<!--
-->{{#if: {{istrue|{{{sse|}}}}} | <tr><th style="width: 70px;">SSE</th><td>Streaming SIMD Extensions</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sse|1}}}}} | <tr><th style="width: 70px;">SSE</th><td>Streaming SIMD Extensions</td></tr> }}<!--
-->{{#if: {{istrue|{{{sse2|}}}}} | <tr><th style="width: 70px;">SSE2</th><td>Streaming SIMD Extensions 2</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sse2|1}}}}} | <tr><th style="width: 70px;">SSE2</th><td>Streaming SIMD Extensions 2</td></tr> }}<!--
-->{{#if: {{istrue|{{{sse3|}}}}} | <tr><th style="width: 70px;">SSE3</th><td>Streaming SIMD Extensions 3</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sse3|1}}}}} | <tr><th style="width: 70px;">SSE3</th><td>Streaming SIMD Extensions 3</td></tr> }}<!--
-->{{#if: {{istrue|{{{ssse3|}}}}} | <tr><th style="width: 70px;">SSSE3</th><td>Supplemental SSE3</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{ssse3|1}}}}} | <tr><th style="width: 70px;">SSSE3</th><td>Supplemental SSE3</td></tr> }}<!--
-->{{#if: {{istrue|{{{sse41|}}}}} | <tr><th style="width: 70px;">SSE4.1</th><td>Streaming SIMD Extensions 4.1</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sse41|1}}}}} | <tr><th style="width: 70px;">SSE4.1</th><td>Streaming SIMD Extensions 4.1</td></tr> }}<!--
-->{{#if: {{istrue|{{{sse42|}}}}} | <tr><th style="width: 70px;">SSE4.2</th><td>Streaming SIMD Extensions 4.2</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sse42|1}}}}} | <tr><th style="width: 70px;">SSE4.2</th><td>Streaming SIMD Extensions 4.2</td></tr> }}<!--
-->{{#if: {{istrue|{{{sse4a|}}}}} | <tr><th style="width: 70px;">SSE4a</th><td>Streaming SIMD Extensions A</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sse4a|1}}}}} | <tr><th style="width: 70px;">SSE4a</th><td>Streaming SIMD Extensions A</td></tr> }}<!--
-->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 70px;">AVX</th><td>Advanced Vector Extensions</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{avx|1}}}}} | <tr><th style="width: 70px;">AVX</th><td>Advanced Vector Extensions</td></tr> }}<!--
-->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 70px;">AVX2</th><td>Advanced Vector Extensions 2</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{avx2|1}}}}} | <tr><th style="width: 70px;">AVX2</th><td>Advanced Vector Extensions 2</td></tr> }}<!--
-->{{#if: {{istrue|{{{avx512|}}}}} | <tr><th style="width: 70px;">AVX-512</th><td>Advanced Vector 512-bit</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{avx512|1}}}}} | <tr><th style="width: 70px;">AVX-512</th><td>Advanced Vector 512-bit</td></tr> }}<!--
-->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 70px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{abm|1}}}}} | <tr><th style="width: 70px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!--
-->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 70px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{tbm|1}}}}} | <tr><th style="width: 70px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!--
-->{{#if: {{istrue|{{{bmi1|}}}}} | <tr><th style="width: 70px;">BMI1</th><td>Bit Manipulation Instruction Set 1</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{bmi1|1}}}}} | <tr><th style="width: 70px;">BMI1</th><td>Bit Manipulation Instruction Set 1</td></tr> }}<!--
-->{{#if: {{istrue|{{{bmi2|}}}}} | <tr><th style="width: 70px;">BMI2</th><td>Bit Manipulation Instruction Set 2</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{bmi2|1}}}}} | <tr><th style="width: 70px;">BMI2</th><td>Bit Manipulation Instruction Set 2</td></tr> }}<!--
-->{{#if: {{istrue|{{{fma3|}}}}} | <tr><th style="width: 70px;">FMA3</th><td>3-Operand Fused-Multiply-Add</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{fma3|1}}}}} | <tr><th style="width: 70px;">FMA3</th><td>3-Operand Fused-Multiply-Add</td></tr> }}<!--
-->{{#if: {{istrue|{{{fma4|}}}}} | <tr><th style="width: 70px;">FMA4</th><td>4-Operand Fused-Multiply-Add</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{fma4|1}}}}} | <tr><th style="width: 70px;">FMA4</th><td>4-Operand Fused-Multiply-Add</td></tr> }}<!--
-->{{#if: {{istrue|{{{aes|}}}}} | <tr><th style="width: 70px;">AES</th><td>AES Encryption Instructions</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{aes|1}}}}} | <tr><th style="width: 70px;">AES</th><td>AES Encryption Instructions</td></tr> }}<!--
-->{{#if: {{istrue|{{{rdrand|}}}}} | <tr><th style="width: 70px;">RdRand</th><td>Hardware RNG</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{rdrand|1}}}}} | <tr><th style="width: 70px;">RdRand</th><td>Hardware RNG</td></tr> }}<!--
-->{{#if: {{istrue|{{{sha|}}}}} | <tr><th style="width: 70px;">SHA</th><td>SHA Extensions</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sha|1}}}}} | <tr><th style="width: 70px;">SHA</th><td>SHA Extensions</td></tr> }}<!--
-->{{#if: {{istrue|{{{xop|}}}}} | <tr><th style="width: 70px;">XOP</th><td>eXtended Operations Extension</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{xop|1}}}}} | <tr><th style="width: 70px;">XOP</th><td>eXtended Operations Extension</td></tr> }}<!--
-->{{#if: {{istrue|{{{adx|}}}}} | <tr><th style="width: 70px;">ADX</th><td>Multi-Precision Add-Carry</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{adx|1}}}}} | <tr><th style="width: 70px;">ADX</th><td>Multi-Precision Add-Carry</td></tr> }}<!--
-->{{#if: {{istrue|{{{clmul|}}}}} | <tr><th style="width: 70px;">CLMUL</th><td>Carry-less Multiplication Extension</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{clmul|1}}}}} | <tr><th style="width: 70px;">CLMUL</th><td>Carry-less Multiplication Extension</td></tr> }}<!--
-->{{#if: {{istrue|{{{f16c|}}}}} | <tr><th style="width: 70px;">F16C</th><td>16-bit Floating Point Conversion</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{f16c|1}}}}} | <tr><th style="width: 70px;">F16C</th><td>16-bit Floating Point Conversion</td></tr> }}<!--
 
--></table>
 
--></table>
</td>
 
<td>
 
 
<table class="tl1"><!--
 
<table class="tl1"><!--
-->{{#if: {{istrue|{{{x8616|}}}}} | <tr><th style="width: 90px;">x86-16</th><td>16-bit x86</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{x8616|1}}}}} | <tr><th style="width: 100px;">x86-16</th><td>16-bit x86</td></tr> }}<!--
-->{{#if: {{istrue|{{{x8632|}}}}} | <tr><th style="width: 90px;">x86-32</th><td>32-bit x86</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{x8632|1}}}}} | <tr><th style="width: 100px;">x86-32</th><td>32-bit x86</td></tr> }}<!--
-->{{#if: {{istrue|{{{x8664|}}}}} | <tr><th style="width: 90px;">x86-64</th><td>64-bit x86</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{x8664|1}}}}} | <tr><th style="width: 100px;">x86-64</th><td>64-bit x86</td></tr> }}<!--
-->{{#if: {{istrue|{{{real|}}}}} | <tr><th style="width: 90px;">Real</th><td>Real Mode</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{real|1}}}}} | <tr><th style="width: 100px;">Real</th><td>Real Mode</td></tr> }}<!--
-->{{#if: {{istrue|{{{protected|}}}}} | <tr><th style="width: 90px;">Protected</th><td>Protected Mode</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{protected|1}}}}} | <tr><th style="width: 100px;">Protected</th><td>Protected Mode</td></tr> }}<!--
-->{{#if: {{istrue|{{{smm|}}}}} | <tr><th style="width: 90px;">SMM</th><td>System Management Mode</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{smm|1}}}}} | <tr><th style="width: 100px;">SMM</th><td>System Management Mode</td></tr> }}<!--
-->{{#if: {{istrue|{{{fpu|}}}}} | <tr><th style="width: 90px;">FPU</th><td>Integrated x87 FPU</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{fpu|1}}}}} | <tr><th style="width: 100px;">FPU</th><td>Integrated x87 FPU</td></tr> }}<!--
-->{{#if: {{istrue|{{{powernow|}}}}} | <tr><th style="width: 90px;">PowerNow!</th><td>PowerNow[[has feature::PowerNow!| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{powernow|1}}}}} | <tr><th style="width: 100px;">PowerNow!</th><td>PowerNow[[has feature::PowerNow!| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{nx|}}}}} | <tr><th style="width: 90px;">NX</th><td>No-eXecute</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{nx|1}}}}} | <tr><th style="width: 100px;">NX</th><td>No-eXecute</td></tr> }}<!--
-->{{#if: {{istrue|{{{hp|}}}}} | <tr><th style="width: 90px;">HP</th><td>Hyper-Threading[[has simultaneous multithreading::true| ]][[has feature::Hyper-Threading Technology| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{hp|1}}}}} | <tr><th style="width: 100px;">HP</th><td>Hyper-Threading[[has simultaneous multithreading::true| ]][[has feature::Hyper-Threading Technology| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{tbt1|}}}}} | <tr><th style="width: 90px;">TBT 1.0</th><td>{{intel|Turbo Boost Technology}} 1.0 [[has feature::Turbo Boost Technology 1.0| ]][[has intel turbo boost technology 1.0::true| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{tbt1|1}}}}} | <tr><th style="width: 100px;">TBT 1.0</th><td>{{intel|Turbo Boost Technology}} 1.0 [[has feature::Turbo Boost Technology 1.0| ]][[has intel turbo boost technology 1.0::true| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{tbt2|}}}}} | <tr><th style="width: 90px;">TBT 2.0</th><td>{{intel|Turbo Boost Technology}} 2.0[[has feature::Turbo Boost Technology 2.0| ]][[has intel turbo boost technology 2.0::true| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{tbt2|1}}}}} | <tr><th style="width: 100px;">TBT 2.0</th><td>{{intel|Turbo Boost Technology}} 2.0[[has feature::Turbo Boost Technology 2.0| ]][[has intel turbo boost technology 2.0::true| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{tbmt3|}}}}} | <tr><th style="width: 90px;">TBMT 3.0</th><td>Turbo Boost Max Technology 3.0[[has feature::Turbo Boost Max Technology 3.0| ]][[has intel turbo boost max technology 3.0::true| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{tbmt3|1}}}}} | <tr><th style="width: 100px;">TBMT 3.0</th><td>Turbo Boost Max Technology 3.0[[has feature::Turbo Boost Max Technology 3.0| ]][[has intel turbo boost max technology 3.0::true| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{bpt|}}}}} | <tr><th style="width: 90px;">BPT</th><td>Burst Performance Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{bpt|1}}}}} | <tr><th style="width: 100px;">BPT</th><td>Burst Performance Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{eist|}}}}} | <tr><th style="width: 90px;">EIST</th><td>Enhanced SpeedStep Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{eist|1}}}}} | <tr><th style="width: 100px;">EIST</th><td>Enhanced SpeedStep Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{txt|}}}}} | <tr><th style="width: 90px;">TXT</th><td>Trusted Execution Technology (SMX)[[has feature::Trusted Execution Technology| ]][[has intel trusted execution technology::true| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{txt|1}}}}} | <tr><th style="width: 100px;">TXT</th><td>Trusted Execution Technology (SMX)[[has feature::Trusted Execution Technology| ]][[has intel trusted execution technology::true| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{vpro|}}}}} | <tr><th style="width: 90px;">vPro</th><td>Intel vPro[[has intel vpro technology::true| ]][[has feature::Intel vPro Technology| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{vpro|1}}}}} | <tr><th style="width: 100px;">vPro</th><td>Intel vPro[[has intel vpro technology::true| ]][[has feature::Intel vPro Technology| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{vtx|}}}}} | <tr><th style="width: 90px;">VT-x</th><td>VT-x (Virtualization)</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{vtx|1}}}}} | <tr><th style="width: 100px;">VT-x</th><td>VT-x (Virtualization)</td></tr> }}<!--
-->{{#if: {{istrue|{{{vtd|}}}}} | <tr><th style="width: 90px;">VT-d</th><td>VT-d (I/O MMU virtualization)</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{vtd|1}}}}} | <tr><th style="width: 100px;">VT-d</th><td>VT-d (I/O MMU virtualization)</td></tr> }}<!--
-->{{#if: {{istrue|{{{amdvi|}}}}} | <tr><th style="width: 90px;">AMD-Vi</th><td>AMD-Vi (I/O MMU virtualization)</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{amdvi|1}}}}} | <tr><th style="width: 100px;">AMD-Vi</th><td>AMD-Vi (I/O MMU virtualization)</td></tr> }}<!--
-->{{#if: {{istrue|{{{amdv|}}}}} | <tr><th style="width: 90px;">AMD-V</th><td>AMD virtualization</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{amdv|1}}}}} | <tr><th style="width: 100px;">AMD-V</th><td>AMD virtualization</td></tr> }}<!--
-->{{#if: {{istrue|{{{ept|}}}}} | <tr><th style="width: 90px;">EPT</th><td>Extended Page Tables ([[Second Level Address Translation|SLAT]])</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{ept|1}}}}} | <tr><th style="width: 100px;">EPT</th><td>Extended Page Tables ([[Second Level Address Translation|SLAT]])</td></tr> }}<!--
-->{{#if: {{istrue|{{{rvi|}}}}} | <tr><th style="width: 90px;">RVI</th><td>Rapid Virtualization Indexing ([[Second Level Address Translation|SLAT]])</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{rvi|1}}}}} | <tr><th style="width: 100px;">RVI</th><td>Rapid Virtualization Indexing ([[Second Level Address Translation|SLAT]])</td></tr> }}<!--
-->{{#if: {{istrue|{{{tsx|}}}}} | <tr><th style="width: 90px;">TSX</th><td>Transactional Synchronization Extensions[[has feature::Transactional Synchronization Extensions| ]][[has transactional synchronization extensions::true| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{tsx|1}}}}} | <tr><th style="width: 100px;">TSX</th><td>Transactional Synchronization Extensions[[has feature::Transactional Synchronization Extensions| ]][[has transactional synchronization extensions::true| ]]</td></tr> }}<!--
-->{{#if: {{istrue|{{{mpx|}}}}} | <tr><th style="width: 90px;">MPX</th><td>Memory Protection Extensions</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{mpx|1}}}}} | <tr><th style="width: 100px;">MPX</th><td>Memory Protection Extensions</td></tr> }}<!--
-->{{#if: {{istrue|{{{sgx|}}}}} | <tr><th style="width: 90px;">SGX</th><td>Software Guard Extensions</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sgx|1}}}}} | <tr><th style="width: 100px;">SGX</th><td>Software Guard Extensions</td></tr> }}<!--
-->{{#if: {{istrue|{{{securekey|}}}}} | <tr><th style="width: 90px;">Secure Key</th><td>Secure Key Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{securekey|1}}}}} | <tr><th style="width: 100px;">Secure Key</th><td>Secure Key Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{osguard|}}}}} | <tr><th style="width: 90px;">OS Guard</th><td>OS Guard Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{osguard|1}}}}} | <tr><th style="width: 100px;">OS Guard</th><td>OS Guard Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{flex|}}}}} | <tr><th style="width: 90px;">Flex Memory</th><td>Flex Memory Access</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{flex|1}}}}} | <tr><th style="width: 100px;">Flex Memory</th><td>Flex Memory Access</td></tr> }}<!--
-->{{#if: {{istrue|{{{isrt|}}}}} | <tr><th style="width: 90px;">ISRT</th><td>Smart Response Technolog</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{isrt|1}}}}} | <tr><th style="width: 100px;">ISRT</th><td>Smart Response Technolog</td></tr> }}<!--
-->{{#if: {{istrue|{{{mwt|}}}}} | <tr><th style="width: 90px;">MWT</th><td>My WiFi Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{mwt|1}}}}} | <tr><th style="width: 100px;">MWT</th><td>My WiFi Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{sipp|}}}}} | <tr><th style="width: 90px;">SIPP</th><td>Stable Image Platform Program</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{sipp|1}}}}} | <tr><th style="width: 100px;">SIPP</th><td>Stable Image Platform Program</td></tr> }}<!--
-->{{#if: {{istrue|{{{att|}}}}} | <tr><th style="width: 90px;">ATT</th><td>Anti-Theft Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{att|1}}}}} | <tr><th style="width: 100px;">ATT</th><td>Anti-Theft Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{ipt|}}}}} | <tr><th style="width: 90px;">IPT</th><td>Identity Protection Technology</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{ipt|1}}}}} | <tr><th style="width: 100px;">IPT</th><td>Identity Protection Technology</td></tr> }}<!--
-->{{#if: {{istrue|{{{smartmp|}}}}} | <tr><th style="width: 90px;">SmartMP</th><td>SmartMP Technology[[has feature::SmartMP Technology| ]][[has amd smartmp technology::true| ]][[has multiprocessing support::true| ]]</td></tr> }}<!--
+
-->{{#if: {{istrue|{{{smartmp|1}}}}} | <tr><th style="width: 100px;">SmartMP</th><td>SmartMP Technology[[has feature::SmartMP Technology| ]][[has amd smartmp technology::true| ]][[has multiprocessing support::true| ]]</td></tr> }}<!--
 
--></table>
 
--></table>
 
</td>
 
</td>

Revision as of 14:39, 26 November 2016

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions A
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
ABMAdvanced Bit Manipulation
TBMTrailing Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
FMA44-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
XOPeXtended Operations Extension
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
PowerNow!PowerNow
NXNo-eXecute
HPHyper-Threading
TBT 1.0Turbo Boost Technology 1.0
TBT 2.0Turbo Boost Technology 2.0
TBMT 3.0Turbo Boost Max Technology 3.0
BPTBurst Performance Technology
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD virtualization
EPTExtended Page Tables (SLAT)
RVIRapid Virtualization Indexing (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
OS GuardOS Guard Technology
Flex MemoryFlex Memory Access
ISRTSmart Response Technolog
MWTMy WiFi Technology
SIPPStable Image Platform Program
ATTAnti-Theft Technology
IPTIdentity Protection Technology
SmartMPSmartMP Technology