From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6225"
Line 95: | Line 95: | ||
|l1d desc=4-way set associative | |l1d desc=4-way set associative | ||
|l1d extra= | |l1d extra= | ||
+ | }} | ||
+ | |||
+ | == Wireless == | ||
+ | {{wireless links | ||
+ | | 2g = true | ||
+ | | gsm = true | ||
+ | | gprs = true | ||
+ | | edge = | ||
+ | | cdmaone = | ||
+ | | is-95a = | ||
+ | | is-95b = | ||
+ | | umts = | ||
+ | | 3g = true | ||
+ | | cdma2000 = | ||
+ | | cdma2000 1x = | ||
+ | | cdma2000 1xev-do = | ||
+ | | cdma2000 1x adv = | ||
+ | | umts = true | ||
+ | | wcdma = true | ||
+ | | hsdpa = | ||
+ | | hsupa = | ||
}} | }} |
Revision as of 03:58, 21 November 2016
Template:mpu MSM6225 is a 32-bit ARM system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2005 for the mobile market. This SoC was part of the MSM6xxx Value Platform offering support for features such as basic color screens, position-location services, music, ringtones and voice recognition features.
Cache
- Main article: ARM9 § Cache
Cache Info [Edit Values] | ||
L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
L1D$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
Wireless
![]() | |||||||
Cellular | |||||||
2G |
| ||||||
---|---|---|---|---|---|---|---|
3G |
|
Facts about "MSM6225 - Qualcomm"
base frequency | 146 MHz (0.146 GHz, 146,000 kHz) + |
bus type | AMBA 2 + |
chipset | MSM6xxx + |
core count | 1 + |
core name | ARM926EJ-S + |
designer | Qualcomm + and ARM Holdings + |
dsp | QDSP4000 + |
dsp base frequency | 40 MHz (0.04 GHz, 40,000 kHz) + |
family | MSM6xxx + |
first announced | February 23, 2004 + |
first launched | April 14, 2005 + |
full page name | qualcomm/msm6xxx/msm6225 + |
has 2g support | true + |
has 3g support | true + |
has gprs support | true + |
has gsm support | true + |
has locked clock multiplier | true + |
has umts support | true + |
has wcdma support | true + |
instance of | microprocessor + |
l1d$ description | 4-way set associative + |
l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
ldate | April 14, 2005 + |
main image | ![]() |
manufacturer | TSMC + and IBM + |
market segment | Mobile + and Embedded + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max memory address | 0xFFFFFFFF + |
microarchitecture | ARM9 + |
model number | MSM6225 + |
name | Qualcomm MSM6225 + |
part of | Value Platform + |
process | 90 nm (0.09 μm, 9.0e-5 mm) + |
series | MSM + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |