Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/core i3/i3-7300"
(→Cache) |
|||
| Line 106: | Line 106: | ||
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(per core, write-back) | |l2 extra=(per core, write-back) | ||
| − | |l3 cache= | + | |l3 cache=4 MiB |
|l3 desc=shared | |l3 desc=shared | ||
}} | }} | ||
Revision as of 10:45, 12 November 2016
Template:mpu The Core i3-7310 is a 64-bit dual-core x86 low-end microprocessor set to be introduced by Intel in late 2016 or early 2017. This processor operates at 3.4 GHz with a TDP of 35 W
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Cache
- Main article: Kaby Lake § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core, write-back) |
| L2$ | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB |
2x256 KiB 4-way set associative (per core, write-back) |
| L3$ | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB |
shared |
Facts about "Core i3-7300 - Intel"
| l1d$ description | 8-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 4-way set associative + |
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
| l3$ description | shared + |
| l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |