Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon e7/e7-2803"
(→Cache) |
|||
| Line 33: | Line 33: | ||
| microarch = Westmere | | microarch = Westmere | ||
| − | | platform = | + | | platform = Boxboro |
| chipset = Boxboro | | chipset = Boxboro | ||
| core name = Westmere EX | | core name = Westmere EX | ||
Revision as of 00:09, 2 December 2016
Template:mpu Xeon E7-2803 is a 64-bit hexa-core x86 data center microprocessor that supports up to 2 sockets. This first generation (Westmere-based) Xeon E7 processor operates at 1.73 GHz with a TDP of 105 W but does not support turbo boost technology. This processor supports up to 4 channels of DDR3, supporting up to 1 TB of memory.
Contents
Cache
- Main article: Westmere § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 192 KiB 196,608 B 0.188 MiB |
6x32 KiB 4-way set associative (per core) |
| L1D$ | 192 KiB 196,608 B 0.188 MiB |
6x32 KiB 8-way set associative (per core) |
| L2$ | 1.5 MiB 1,536 KiB 1,572,864 B 0.00146 GiB |
6x256 KiB 8-way set associative (per core) |
| L3$ | 18 MiB 18,432 KiB 18,874,368 B 0.0176 GiB |
16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
| Integrated Memory Controller | |
| Type | DDR3-800 |
| Controllers | 1 |
| Channels | 4 |
| ECC Support | Yes |
| Max memory | 1024 GB |
Features
Facts about "Xeon E7-2803 - Intel"
| l1d$ description | 8-way set associative + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 18 MiB (18,432 KiB, 18,874,368 B, 0.0176 GiB) + |