Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k5/amd-k5-pr150abr"
(→Cache) |
m (Bot: corrected mem) |
||
| Line 42: | Line 42: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| max memory addr = 0xFFFFFFFF | | max memory addr = 0xFFFFFFFF | ||
Revision as of 01:23, 23 June 2017
Template:mpu AMD-K5-PR150ABR was a 32-bit x86 microprocessor developed by AMD and released in early 1997. This chip was sold as Pentium 150 MHz equivalent. The processor used AMD's 5k86 version of their K5 microarchitecture, operating at 105 MHz.
Contents
Cache
- Main article: K5 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
| L1D$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative |
Die Shot
Graphics
This SoC has no integrated graphics processing unit.
Features
- P150 P-Rating
- Auto-power down state
- Stop clock state
See also
Facts about "AMD-K5-PR150ABR - AMD"
| l1d$ description | 4-way set associative + |
| l1d$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
| processor p-rating | P150 + |