-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "Template:integrated memory controller"
(+Physical Address Extensions) |
|||
Line 33: | Line 33: | ||
{{#if:{{{max memory|}}}|{{!-}}|<div></div>}} | {{#if:{{{max memory|}}}|{{!-}}|<div></div>}} | ||
{{#if:{{{max memory|}}}|{{!}} '''Max memory''' {{!}}{{!}} {{{max memory}}}|}} | {{#if:{{{max memory|}}}|{{!}} '''Max memory''' {{!}}{{!}} {{{max memory}}}|}} | ||
+ | {{#if:{{{pae|}}}|{{!-}}|<div></div>}} | ||
+ | {{#if:{{{pae|}}}|{{!}} '''Physical Address Extensions''' {{!}}{{!}} {{{pae}}}|}} | ||
|}<noinclude>{{documentation}} | |}<noinclude>{{documentation}} | ||
</noinclude> | </noinclude> |
Latest revision as of 13:10, 3 November 2016
Integrated Memory Controller |
Code[edit]
== Memory controller == {{integrated memory controller | type = | type 2 = | type N = | controllers = | channels = | ecc support = | max bandwidth = | bandwidth schan = | bandwidth dchan = | bandwidth tchan = | bandwidth qchan = | max memory = | pae = }}