From WikiChip
Difference between revisions of "amd/duron/dm700avs1b"
(Created page with "{{amd title|Duron 700 (Spitfire Mobile)}} {{mpu | name = Duron 700 | no image = Yes | image = | image size = | caption...") |
|||
Line 1: | Line 1: | ||
− | {{amd title|Duron 700 (Spitfire | + | {{amd title|Mobile Duron 700 (Spitfire)}} |
{{mpu | {{mpu | ||
| name = Duron 700 | | name = Duron 700 | ||
Line 79: | Line 79: | ||
| socket 0 type = PGA-462 | | socket 0 type = PGA-462 | ||
}} | }} | ||
+ | '''Mobile Duron 700''' based on the Spitfire core was a {{arch|32}} mobile [[x86]] [[microprocessor]] developed by [[AMD]] and introduced in early 2001. This model was part of the first series of the {{amd|Duron}} family. Designed based on AMD's {{amd|microarchitecture/k7|K7}} (a {{amd|Thunderbird}}-derivative) on a [[180 nm process]], this MPU operated at 700 MHz with a bus capable of 200 MT/s. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/k7#Memory_Hierarchy|l1=K7 § Cache}} | ||
+ | {{cache info | ||
+ | |l1i cache=64 KB | ||
+ | |l1i break=1x64 KB | ||
+ | |l1i desc=2-way set associative | ||
+ | |l1i extra= | ||
+ | |l1d cache=64 KB | ||
+ | |l1d break=1x64 KB | ||
+ | |l1d desc=2-way set associative | ||
+ | |l1d extra= | ||
+ | |l2 cache=64 KB | ||
+ | |l2 break=1x64 KB | ||
+ | |l2 desc=16-way set associative | ||
+ | |l2 extra= | ||
+ | |l3 cache= | ||
+ | |l3 break= | ||
+ | |l3 desc= | ||
+ | |l3 extra= | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This SoC has no integrated graphics processing unit. | ||
+ | |||
+ | == Features == | ||
+ | {{mpu features | ||
+ | | em64t = | ||
+ | | nx = | ||
+ | | txt = | ||
+ | | tsx = | ||
+ | | vpro = | ||
+ | | ht = | ||
+ | | tbt1 = | ||
+ | | tbt2 = | ||
+ | | bpt = | ||
+ | | vt-x = | ||
+ | | vt-d = | ||
+ | | ept = | ||
+ | | mmx = Yes | ||
+ | | emmx = Yes | ||
+ | | 3dnow = Yes | ||
+ | | e3dnow = Yes | ||
+ | | sse = | ||
+ | | sse2 = | ||
+ | | sse3 = | ||
+ | | ssse3 = | ||
+ | | sse4 = | ||
+ | | sse4.1 = | ||
+ | | sse4.2 = | ||
+ | | aes = | ||
+ | | pclmul = | ||
+ | | avx = | ||
+ | | avx2 = | ||
+ | | bmi = | ||
+ | | bmi1 = | ||
+ | | bmi2 = | ||
+ | | f16c = | ||
+ | | fma3 = | ||
+ | | mpx = | ||
+ | | sgx = | ||
+ | | eist = | ||
+ | }} | ||
+ | * [[has feature::Halt State]] | ||
+ | * [[has feature::Sleep State]] |
Revision as of 01:09, 23 August 2016
Template:mpu Mobile Duron 700 based on the Spitfire core was a 32-bit mobile x86 microprocessor developed by AMD and introduced in early 2001. This model was part of the first series of the Duron family. Designed based on AMD's K7 (a Thunderbird-derivative) on a 180 nm process, this MPU operated at 700 MHz with a bus capable of 200 MT/s.
Cache
- Main article: K7 § Cache
Cache Info [Edit Values] | ||
L1I$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
1x64 KB 2-way set associative |
L1D$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
1x64 KB 2-way set associative |
L2$ | 64 KB "KB" is not declared as a valid unit of measurement for this property. |
1x64 KB 16-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Halt State
- Sleep State
Facts about "Mobile Duron 700 (Spitfire) - AMD"
base frequency | 700 MHz (0.7 GHz, 700,000 kHz) + |
bus rate | 200 MT/s (0.2 GT/s, 200,000 kT/s) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
bus type | FSB + |
clock multiplier | 7 + |
core count | 1 + |
core family | 6 + |
core model | 3 + |
core name | Spitfire + |
core stepping | 0 + |
core voltage | 1.4 V (14 dV, 140 cV, 1,400 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 630 + |
designer | AMD + |
die area | 100 mm² (0.155 in², 1 cm², 100,000,000 µm²) + |
family | Duron + |
first announced | January 15, 2001 + |
first launched | January 15, 2001 + |
full page name | amd/duron/dm700avs1b + |
has feature | Halt State + and Sleep State + |
has locked clock multiplier | true + |
instance of | microprocessor + |
l1d$ description | 2-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
ldate | January 15, 2001 + |
manufacturer | AMD + |
market segment | Mobile + |
max case temperature | 368.15 K (95 °C, 203 °F, 662.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
microarchitecture | K7 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
model number | Duron 700 + |
name | Duron 700 + |
part number | DM700AVS1B + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
series | Duron Mobile + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |
transistor count | 25,000,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |