From WikiChip
Difference between revisions of "amd/k6-2/k6-2e-333afr"
< amd‎ | k6-2

(Created page with "{{amd title|K6-2E-333AFR}} '''K6-2/337AFR''' was a {{arch|32}} x86 {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in 1999 by AMD...")
 
Line 1: Line 1:
 
{{amd title|K6-2E-333AFR}}
 
{{amd title|K6-2E-333AFR}}
'''K6-2/337AFR''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 333 MHz and had a [[FSB]] operating at 66 MHz.
+
'''K6-2/337AFR''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 333 MHz and had a [[FSB]] operating at 95 MHz.
  
 
== Cache ==
 
== Cache ==

Revision as of 05:41, 5 August 2016

K6-2/337AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 333 MHz and had a FSB operating at 95 MHz.

Cache

Main article: K6-2 § Cache

L2$ can be 512 KB to 2 MB, depending on manufacturer and motherboard model. L2$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KB
"KB" is not declared as a valid unit of measurement for this property.
1x32 KB 2-way set associative
L1D$ 32 KB
"KB" is not declared as a valid unit of measurement for this property.
1x32 KB 2-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Features

Template:mpu features

  • Auto-power down state
  • Stop clock state

Documents

DataSheet

Facts about "K6-2E/333AFR - AMD"
l1d$ description2-way set associative +
l1i$ description2-way set associative +