From WikiChip
Difference between revisions of "amd/k6-2/k6-2-500adk"
Line 77: | Line 77: | ||
}} | }} | ||
'''K6-2/500ADK''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based mobile microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 500 MHz with a [[FSB]] operating at 100 MHz. | '''K6-2/500ADK''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based mobile microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 500 MHz with a [[FSB]] operating at 100 MHz. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}} | ||
+ | [[L2$]] can be 512 KB to 1 MB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip. | ||
+ | {{cache info | ||
+ | |l1i cache=32 KB | ||
+ | |l1i break=1x32 KB | ||
+ | |l1i desc=2-way set associative | ||
+ | |l1i extra= | ||
+ | |l1d cache=32 KB | ||
+ | |l1d break=1x32 KB | ||
+ | |l1d desc=2-way set associative | ||
+ | |l1d extra= | ||
+ | |l2 cache= | ||
+ | |l2 break= | ||
+ | |l2 desc= | ||
+ | |l2 extra= | ||
+ | |l3 cache= | ||
+ | |l3 break= | ||
+ | |l3 desc= | ||
+ | |l3 extra= | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This SoC has no integrated graphics processing unit. | ||
+ | |||
+ | == Features == | ||
+ | {{mpu features | ||
+ | | mmx = true | ||
+ | | 3dnow = true | ||
+ | }} | ||
+ | * Auto-power down state | ||
+ | * Stop clock state | ||
+ | |||
+ | == Documents == | ||
+ | |||
+ | === DataSheet === | ||
+ | * [[:File:Mobile AMD-K6-2 Processor Data Sheet (May, 2000).pdf|Mobile AMD-K6-2 Processor Data Sheet]]; Publication #21896 Revision E/0, May 2000 |
Revision as of 01:12, 5 August 2016
Template:mpu K6-2/500ADK was a 32-bit x86 K6-2-based mobile microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 500 MHz with a FSB operating at 100 MHz.
Contents
Cache
- Main article: K6-2 § Cache
L2$ can be 512 KB to 1 MB, depending on manufacturer and motherboard model. L2$ is off-chip.
Cache Info [Edit Values] | ||
L1I$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
L1D$ | 32 KB "KB" is not declared as a valid unit of measurement for this property. |
1x32 KB 2-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Auto-power down state
- Stop clock state
Documents
DataSheet
- Mobile AMD-K6-2 Processor Data Sheet; Publication #21896 Revision E/0, May 2000
Facts about "K6-2/500ADK - AMD"
l1d$ description | 2-way set associative + |
l1i$ description | 2-way set associative + |