-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "amd/k6-2/k6-2-450afx"
Line 26: | Line 26: | ||
| bus speed = 99.99 MHz | | bus speed = 99.99 MHz | ||
| bus rate = 99.99 MT/s | | bus rate = 99.99 MT/s | ||
− | | clock multiplier = 4 | + | | clock multiplier = 4.5 |
| cpuid = 58C | | cpuid = 58C | ||
}} | }} | ||
'''K6-2/450AFX''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 450 MHz with a [[FSB]] of 100 MHz consumed 18.8 W. | '''K6-2/450AFX''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 450 MHz with a [[FSB]] of 100 MHz consumed 18.8 W. |
Revision as of 19:19, 3 August 2016
Template:mpu K6-2/450AFX was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 450 MHz with a FSB of 100 MHz consumed 18.8 W.