Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k5/amd-ssa-5-75abr"
(→Gallery) |
|||
| Line 101: | Line 101: | ||
== Features == | == Features == | ||
| + | * [[processor p-rating::P75]] [[P-Rating]] | ||
* Auto-power down state | * Auto-power down state | ||
* Stop clock state | * Stop clock state | ||
Revision as of 18:10, 21 August 2016
Template:mpu AMD-SSA/5-75ABR was a 32-bit x86 microprocessor developed by AMD and released in 1996. This processor was the first of AMD's brand new K5 microarchitecture designed entirely in-house. The chip operated at 75 MHz.
Contents
Cache
- Main article: K5 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 16 KB "KB" is not declared as a valid unit of measurement for this property. |
1x16 KB 4-way set associative |
| L1D$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- P75 P-Rating
- Auto-power down state
- Stop clock state
Gallery
Chip de-capped
.png)
See also
Facts about "AMD-SSA/5-75ABR - AMD"
| l1d$ description | 4-way set associative + |
| l1i$ description | 4-way set associative + |
| processor p-rating | P75 + |