From WikiChip
Difference between revisions of "intel/xeon e7/e7-4850"
< intel‎ | xeon e7

(Created page with "{{intel title|Xeon E7-4850}} {{mpu | name = Xeon E7-4850 | no image = Yes | image = | image size = | caption =...")
 
Line 89: Line 89:
 
| socket 0 type      = LGA
 
| socket 0 type      = LGA
 
}}
 
}}
−
'''Xeon E7-4850''' is a {{arch|64}} [[x86]] data center microprocessor that supports up to 4 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2 GHz with {{intel|turbo boost technology|turob}} frequency of 2.4 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 2 TB of memory.
+
'''Xeon E7-4850''' is a {{arch|64}} deca-core [[x86]] data center microprocessor that supports up to 4 sockets. This first generation {{intel|Xeon E7}} processor, {{intel|Westmere|Westmere}}-based, operates at a base frequency of 2 GHz with {{intel|turbo boost technology|turob}} frequency of 2.4 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 2 TB of memory.
 +
 
 +
== Cache ==
 +
{{main|intel/microarchitectures/westmere#Memory_Hierarchy|l1=Westmere § Cache}}
 +
{{cache info
 +
|l1i cache=320 KB
 +
|l1i break=10x32 KB
 +
|l1i desc=4-way set associative
 +
|l1i extra=(per core)
 +
|l1d cache=320 KB
 +
|l1d break=10x32 KB
 +
|l1d desc=8-way set associative
 +
|l1d extra=(per core)
 +
|l2 cache=2.56 MB
 +
|l2 break=10x256 KB
 +
|l2 desc=8-way set associative
 +
|l2 extra=(per core)
 +
|l3 cache=24 MB
 +
|l3 break=
 +
|l3 desc=16-way set associative
 +
|l3 extra=
 +
}}
 +
 
 +
== Graphics ==
 +
This SoC has no integrated graphics processing unit.
 +
 
 +
== Memory controller ==
 +
{{integrated memory controller
 +
| type              = DDR3-800
 +
| type 2            = DDR3-978
 +
| type 3            = DDR3-1066
 +
| controllers        = 1
 +
| channels          = 4
 +
| ecc support        = Yes
 +
| max bandwidth      =
 +
| bandwidth schan    =
 +
| bandwidth dchan    =
 +
| max memory        = 2048 GB
 +
}}
 +
 
 +
== Features ==
 +
{{mpu features
 +
| em64t      = Yes
 +
| nx          = Yes
 +
| txt        = Yes
 +
| tsx        =
 +
| vpro        =
 +
| ht          = Yes
 +
| tbt1        = Yes
 +
| tbt2        =
 +
| bpt        =
 +
| vt-x        = Yes
 +
| vt-d        = yes
 +
| ept        = Yes
 +
| mmx        = Yes
 +
| sse        = Yes
 +
| sse2        = Yes
 +
| sse3        = Yes
 +
| ssse3      = Yes
 +
| sse4.1      = Yes
 +
| sse4.2      = Yes
 +
| aes        = Yes
 +
| pclmul      =
 +
| avx        =
 +
| avx2        =
 +
| bmi        =
 +
| bmi1        =
 +
| bmi2        =
 +
| f16c        =
 +
| fma3        =
 +
| mpx        =
 +
| sgx        =
 +
| eist        = Yes
 +
| secure key  =
 +
| os guard    =
 +
| intel at    =
 +
}}

Revision as of 00:02, 13 June 2016

Template:mpu Xeon E7-4850 is a 64-bit deca-core x86 data center microprocessor that supports up to 4 sockets. This first generation Xeon E7 processor, Westmere-based, operates at a base frequency of 2 GHz with turob frequency of 2.4 GHz for 2 active cores. This chip has a TDP of 130 W, supporting up to 4 channels of DDR3 with support of up to 2 TB of memory.

Cache

Main article: Westmere § Cache
Cache Info [Edit Values]
L1I$ 320 KB
"KB" is not declared as a valid unit of measurement for this property.
 		10x32 KB 4-way set associative (per core)
L1D$ 320 KB
"KB" is not declared as a valid unit of measurement for this property.
 		10x32 KB 8-way set associative (per core)
L2$ 2.56 MB
"MB" is not declared as a valid unit of measurement for this property.
 		10x256 KB 8-way set associative (per core)
L3$ 24 MB
"MB" is not declared as a valid unit of measurement for this property.
 		16-way set associative

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR3-800, DDR3-978, DDR3-1066
Controllers 1
Channels 4
ECC Support Yes
Max memory 2048 GB

Features

Template:mpu features

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e7/e7-4850&oldid=22130"
Facts about "Xeon E7-4850 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon E7-4850 - Intel#package +
base frequency1,999.99 MHz (2 GHz, 1,999,990 kHz) +
bus rate6,400 MT/s (6.4 GT/s, 6,400,000 kT/s) +
bus typeQPI +
chipsetBoxboro +
clock multiplier15 +
core count10 +
core family6 +
core model47 +
core nameWestmere EX +
core steppingA2 +
core voltage1.35 V (13.5 dV, 135 cV, 1,350 mV) +
cpuid206F2 +
designerIntel +
die area513 mm² (0.795 in², 5.13 cm², 513,000,000 µm²) +
familyXeon E7 +
first announcedApril 5, 2011 +
first launchedApril 5, 2011 +
full page nameintel/xeon e7/e7-4850 +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Trusted Execution Technology +, Intel VT-x +, Intel VT-d +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 1 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size640 KiB (655,360 B, 0.625 MiB) +
l1d$ description8-way set associative +
l1d$ size320 KiB (327,680 B, 0.313 MiB) +
l1i$ description4-way set associative +
l1i$ size320 KiB (327,680 B, 0.313 MiB) +
l2$ description8-way set associative +
l2$ size2.56 MiB (2,621.44 KiB, 2,684,354.56 B, 0.0025 GiB) +
l3$ description16-way set associative +
l3$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
last orderAugust 21, 2015 +
last shipmentFebruary 5, 2016 +
ldateApril 5, 2011 +
manufacturerIntel +
market segmentServer +
max case temperature342.15 K (69 °C, 156.2 °F, 615.87 °R) +
max cpu count4 +
max memory2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) +
max memory bandwidth31.77 GiB/s (32,532.48 MiB/s, 34.113 GB/s, 34,112.778 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels4 +
max storage temperature358.15 K (85 °C, 185 °F, 644.67 °R) +
microarchitectureWestmere +
min case temperature278.15 K (5 °C, 41 °F, 500.67 °R) +
min storage temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
model numberE7-4850 +
nameXeon E7-4850 +
packageFCLGA-8 +
part numberAT80615007449AA +
platformBoxboro +
process32 nm (0.032 μm, 3.2e-5 mm) +
release price$ 2,837.00 (€ 2,553.30, £ 2,297.97, ¥ 293,147.21) +
s-specSLC3V +
seriesE7-4800 +
smp max ways4 +
supported memory typeDDR3-1066 +
tdp130 W (130,000 mW, 0.174 hp, 0.13 kW) +
technologyCMOS +
thread count20 +
transistor count2,600,000,000 +
turbo frequency (10 cores)2,133.33 MHz (2.133 GHz, 2,133,330 kHz) +
turbo frequency (1 core)2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (2 cores)2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (3 cores)2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (4 cores)2,399.99 MHz (2.4 GHz, 2,399,990 kHz) +
turbo frequency (5 cores)2,266.66 MHz (2.267 GHz, 2,266,660 kHz) +
turbo frequency (6 cores)2,266.66 MHz (2.267 GHz, 2,266,660 kHz) +
turbo frequency (7 cores)2,133.33 MHz (2.133 GHz, 2,133,330 kHz) +
turbo frequency (8 cores)2,133.33 MHz (2.133 GHz, 2,133,330 kHz) +
turbo frequency (9 cores)2,133.33 MHz (2.133 GHz, 2,133,330 kHz) +
word size64 bit (8 octets, 16 nibbles) +