From WikiChip
Difference between revisions of "amd/am486/am486dx2-80nv8t"
Line 3: | Line 3: | ||
| name = Am486DX2-80NV8T | | name = Am486DX2-80NV8T | ||
| no image = | | no image = | ||
− | | image = AMD | + | | image = AMD DX280.JPG |
| image size = | | image size = | ||
| caption = A80486DX2-80NV8T | | caption = A80486DX2-80NV8T | ||
Line 93: | Line 93: | ||
== Documents == | == Documents == | ||
* [[:File:AMD Am486DX2 NV8T (August, 1995).pdf|AMD Am486DX2-80NV8T (August, 1995)]] | * [[:File:AMD Am486DX2 NV8T (August, 1995).pdf|AMD Am486DX2-80NV8T (August, 1995)]] | ||
+ | |||
+ | == Gallery == | ||
+ | <gallery> | ||
+ | File:AMD Am486DX2 80MHz 2007 03 27.jpg| | ||
+ | </gallery> | ||
== See also == | == See also == | ||
* {{amd|Am486|Am486 family}} | * {{amd|Am486|Am486 family}} |
Revision as of 03:13, 17 May 2016
Template:mpu Am486DX2-80NV8T was an 80486-compatible microprocessor introduced by AMD in 1995 following the conclusion of the legal battle with Intel. This processor had a clock multiplier of 2 having base frequency of 80 MHz with a bus frequency of 40 MHz. This model is is a modified version of Am486DX2-80V8T (and earlier Am486DX2-80) that no longer included Intel's ICE microcode.
Contents
Cache
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.