From WikiChip
Difference between revisions of "intel/xeon d/d-1529"
Line 24: | Line 24: | ||
| turbo frequency3 = | | turbo frequency3 = | ||
| turbo frequency4 = | | turbo frequency4 = | ||
− | | bus type = | + | | bus type = DMI 2.0 |
| bus speed = | | bus speed = | ||
− | | clock multiplier = | + | | clock multiplier = 13 |
| s-spec = SR2DR | | s-spec = SR2DR | ||
| s-spec qs = | | s-spec qs = | ||
Line 58: | Line 58: | ||
| package = FCBGA1667 | | package = FCBGA1667 | ||
| package type = FCBGA | | package type = FCBGA | ||
− | | package pitch = | + | | package pitch = 0.7 mm |
− | | package size = | + | | package size = 37.5 mm x 37.5 mm x 3.557 mm |
| socket = BGA1667 | | socket = BGA1667 | ||
| socket type = BGA | | socket type = BGA |
Revision as of 15:34, 7 May 2016
Template:mpu The Xeon D-1529 is a 64-bit octa-core x86-64 microserver SoC that was introduced by Intel in April of 2016. The D-1529 operates at 1.3 GHz with no turbo burst. This chip, which is based on the Broadwell microarchitecture and manufactured in 14 nm process, has a TDP of 20 W and can support up to 128 GB of RAM (DDR3L/DDR4).
Cache
- Main article: Broadwell § Cache
Cache Info [Edit Values] | ||
L1I$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core) |
L1D$ | 128 KB "KB" is not declared as a valid unit of measurement for this property. |
4x32 KB 8-way set associative (per core) |
L2$ | 1 MB "MB" is not declared as a valid unit of measurement for this property. |
4x256 KB 8-way set associative (per core) |
L3$ | 6 MB "MB" is not declared as a valid unit of measurement for this property. |
4x1.5 MB (per core) |
Graphics
This SoC has no integrated graphics processing unit.
Memory controller
Integrated Memory Controller | |
Type | DDR3L-1333, DDR3L-1600, DDR4-1600, DDR4-1867, DDR4-2133 |
Controllers | 1 |
Channels | 2 |
ECC Support | Yes |
Max memory | 128 GB |
Expansions
Networking
No network interfaces.
Features
Facts about "Xeon D-1529 - Intel"
l1d$ description | 8-way set associative + |
l1i$ description | 8-way set associative + |
l2$ description | 8-way set associative + |