Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon d/d-1548"
(Created page with "{{intel title|Xeon D-1548}} {{mpu | name = Intel Xeon D-1548 | image = | image size = | no image = Yes | caption...") |
|||
| Line 62: | Line 62: | ||
| socket = BGA1667 | | socket = BGA1667 | ||
| socket type = BGA | | socket type = BGA | ||
| + | }} | ||
| + | |||
| + | == Cache == | ||
| + | {{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell's Cache}} | ||
| + | {{cache info | ||
| + | |l1i cache=256 KB | ||
| + | |l1i break=8x32 KB | ||
| + | |l1i desc=8-way set associative | ||
| + | |l1i extra=(per core) | ||
| + | |l1d cache=256 KB | ||
| + | |l1d break=8x32 KB | ||
| + | |l1d desc=8-way set associative | ||
| + | |l1d extra=(per core) | ||
| + | |l2 cache=2 MB | ||
| + | |l2 break=8x256 KB | ||
| + | |l2 desc=8-way set associative | ||
| + | |l2 extra=(per core) | ||
| + | |l3 cache=12 MB | ||
| + | |l3 desc= | ||
| + | |l3 extra=(shared) | ||
}} | }} | ||
Revision as of 22:08, 11 April 2016
Cache
- Main article: Broadwell's Cache
| Cache Info [Edit Values] | ||
| L1I$ | 256 KB "KB" is not declared as a valid unit of measurement for this property. |
8x32 KB 8-way set associative (per core) |
| L1D$ | 256 KB "KB" is not declared as a valid unit of measurement for this property. |
8x32 KB 8-way set associative (per core) |
| L2$ | 2 MB "MB" is not declared as a valid unit of measurement for this property. |
8x256 KB 8-way set associative (per core) |
| L3$ | 12 MB "MB" is not declared as a valid unit of measurement for this property. |
(shared) |
Facts about "Xeon D-1548 - Intel"
| l1d$ description | 8-way set associative + |
| l1i$ description | 8-way set associative + |
| l2$ description | 8-way set associative + |