Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:microarchitecture"
| Line 37: | Line 37: | ||
{{#if:{{{l2|}}}|{{!-}}|<div></div>}} | {{#if:{{{l2|}}}|{{!-}}|<div></div>}} | ||
{{#if:{{{l2|}}}|{{!}} '''L2$''' {{!}}{{!}} {{{l2}}}{{#if:{{{l2 per|}}}|/{{{l2 per}}}}} {{#if:{{{l2 desc|}}}|({{{l2 desc}}})}}|}} | {{#if:{{{l2|}}}|{{!}} '''L2$''' {{!}}{{!}} {{{l2}}}{{#if:{{{l2 per|}}}|/{{{l2 per}}}}} {{#if:{{{l2 desc|}}}|({{{l2 desc}}})}}|}} | ||
| + | {{#if:{{{core names|}}}|{{!-}}|<div></div>}} | ||
| + | {{#if:{{{core names|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Cores'''|}} | ||
| + | {{#if:{{{core name|}}}|{{!-}}|<div></div>}} | ||
| + | {{#if:{{{core name|}}}|{{!}} colspan="2" {{!}} {{{core name|}}}{{comma2|{{{core name 2|}}}}}{{comma2|{{{core name 3|}}}}}{{comma2|{{{core name 4|}}}}}{{comma2|{{{core name 5|}}}}}{{comma2|{{{core name 6|}}}}}{{comma2|{{{core name 7|}}}}}{{comma2|{{{core name 8|}}}}}{{comma2|{{{core name 9|}}}}}{{comma2|{{{core name 10|}}}}}|}} | ||
{{#if:{{{succession|}}}|{{!-}}|<div></div>}} | {{#if:{{{succession|}}}|{{!-}}|<div></div>}} | ||
{{#if:{{{succession|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Succession'''|}} | {{#if:{{{succession|}}}|{{!}} style="text-align: center; background: #ccffcc; font-size: 12px;" colspan="2" {{!}} '''Succession'''|}} | ||
Revision as of 07:30, 8 April 2016
Code
{{microarchitecture
| atype = "CPU" or "GPU" (meta-related)
| name =
| designer =
| manufacturer =
| introduction =
| phase-out =
| process =
| cores =
| cores 2 =
| cores N =
| type = <!-- e.g. "Superscalar" -->
| type 2 =
| type N =
| oooe = <!-- Yes or No only -->
| speculative = <!-- Yes or No only -->
| renaming = <!-- Yes or No only -->
| stages = <!-- ONLY IF FIXED SIZE, otherwise use below for range -->
| stages min =
| stages max =
| decode = 2-way
| isa =
| isa 2 =
| isa N =
| feature =
| extension =
| extension 2 =
| extension N =
| l1i =
| l1i per =
| l1i desc =
| l1d =
| l1d per =
| l1d desc =
| l2 =
| l2 per =
| l2 desc =
| l3 =
| l3 per =
| l3 desc =
| core name =
| core name 2 =
| core name N =
| predecessor =
| predecessor link =
| successor =
| successor link =
| successor 2 =
| successor 2 link =
| successor N =
| successor N link =
}}