From WikiChip
Difference between revisions of "amd/ryzen 9/5950x"
(Ryzen 9 5950X) |
|||
(7 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Ryzen 9 5950X}} | {{amd title|Ryzen 9 5950X}} | ||
− | {{chip}} | + | {{chip |
+ | |name=Ryzen 9 5950X | ||
+ | |no image=Yes | ||
+ | |designer=AMD | ||
+ | |manufacturer=TSMC | ||
+ | |manufacturer 2=GlobalFoundries | ||
+ | |model number=5950X | ||
+ | |part number=100-000000059 | ||
+ | |part number 2=100-100000059WOF | ||
+ | |market=Desktop | ||
+ | |first announced=October 8, 2020 | ||
+ | |first launched=November 5, 2020 | ||
+ | |release price=$799 | ||
+ | |family=Ryzen 9 | ||
+ | |series=5000 | ||
+ | |locked=No | ||
+ | |frequency=3,400 MHz | ||
+ | |turbo frequency=4,900 MHz | ||
+ | |clock multiplier=34 | ||
+ | |isa=x86-64 | ||
+ | |isa family=x86 | ||
+ | |microarch=Zen 3 | ||
+ | |core name=Vermeer | ||
+ | |core family=25 | ||
+ | |core model=33 | ||
+ | |process=7 nm | ||
+ | |process 2=12 nm | ||
+ | |technology=CMOS | ||
+ | |mcp=Yes | ||
+ | |die count=3 | ||
+ | |word size=64 bit | ||
+ | |core count=16 | ||
+ | |thread count=32 | ||
+ | |max memory=128 GiB | ||
+ | |max cpus=1 | ||
+ | |tdp=105 W | ||
+ | |tcase min=0 °C | ||
+ | |tcase max=90 °C | ||
+ | |package name 1=amd,socket_am4 | ||
+ | }} | ||
+ | '''Ryzen 9 5950X''' is a {{arch|64}} [[hexadeca-core]] high-end performance [[x86]] desktop microprocessor introduced by [[AMD]] in late [[2020]]. Fabricated on TSMC's [[7 nm process]] based on the {{amd|Zen 3|Zen 3 microarchitecture|l=arch}}, this processor operates at 3.4 GHz with a [[TDP]] of 105 W and a {{amd|Precision Boost|Boost}} frequency of up to 4.9 GHz. The 5950X supports up to 128 GiB of dual-channel DDR4-3200 memory. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/zen 3#Memory_Hierarchy|l1=Zen 3 § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=1 MiB | ||
+ | |l1i cache=512 KiB | ||
+ | |l1i break=16x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=512 KiB | ||
+ | |l1d break=16x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=8 MiB | ||
+ | |l2 break=16x512 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=64 MiB | ||
+ | |l3 break=2x32 MiB | ||
+ | |l3 desc=16-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR4-3200 | ||
+ | |ecc=Yes | ||
+ | |max mem=128 GiB | ||
+ | |controllers=2 | ||
+ | |channels=2 | ||
+ | |width=128 bit | ||
+ | |max bandwidth=47.68 GiB/s | ||
+ | |bandwidth schan=23.84 GiB/s | ||
+ | |bandwidth dchan=47.68 GiB/s | ||
+ | |wide-io clock=1 | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | In addition to the x4 lanes that are reserved for the chipset, the Ryzen 9 5950X has x16 for a [[discrete graphics processor]] and x4 for storage (NVMe or 2 ports SATA Express). | ||
+ | {{expansions main | ||
+ | | | ||
+ | {{expansions entry | ||
+ | |type=PCIe | ||
+ | |pcie revision=4.0 | ||
+ | |pcie lanes=20 | ||
+ | |pcie config=1x16+x4 | ||
+ | |pcie config 2=2x8+x4 | ||
+ | |pcie config 3=1x8+2x4+x4 | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This processor has no integrated graphics. | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=Yes | ||
+ | |sse_gfni=No | ||
+ | |avx=Yes | ||
+ | |avx_gfni=No | ||
+ | |avx2=Yes | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |avx512gfni=No | ||
+ | |avx512vaes=No | ||
+ | |avx512vbmi2=No | ||
+ | |avx512bitalg=No | ||
+ | |avx512vpclmulqdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=Yes | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |bfloat16=No | ||
+ | |tbt1=No | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |tvb=No | ||
+ | |bpt=No | ||
+ | |eist=No | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=No | ||
+ | |vpro=No | ||
+ | |vtx=No | ||
+ | |vtd=No | ||
+ | |ept=No | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=Yes | ||
+ | |amdv=Yes | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=Yes | ||
+ | |sensemi=Yes | ||
+ | |xfr=No | ||
+ | |xfr2=Yes | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=Yes | ||
+ | |amdpbod=No | ||
+ | }} |
Latest revision as of 05:09, 11 August 2021
Edit Values | |
Ryzen 9 5950X | |
General Info | |
Designer | AMD |
Manufacturer | TSMC, GlobalFoundries |
Model Number | 5950X |
Part Number | 100-000000059, 100-100000059WOF |
Market | Desktop |
Introduction | October 8, 2020 (announced) November 5, 2020 (launched) |
Release Price | $799 |
Shop | Amazon |
General Specs | |
Family | Ryzen 9 |
Series | 5000 |
Locked | No |
Frequency | 3,400 MHz |
Turbo Frequency | 4,900 MHz |
Clock multiplier | 34 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 3 |
Core Name | Vermeer |
Core Family | 25 |
Core Model | 33 |
Process | 7 nm, 12 nm |
Technology | CMOS |
MCP | Yes (3 dies) |
Word Size | 64 bit |
Cores | 16 |
Threads | 32 |
Max Memory | 128 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 105 W |
Tcase | 0 °C – 90 °C |
Packaging | |
Package | OPGA-1331 |
Package Type | Organic Micro Pin Grid Array |
Dimension | 40 mm × 40 mm |
Pitch | 1 mm |
Contacts | 1331 |
Socket | Socket AM4 |
Ryzen 9 5950X is a 64-bit hexadeca-core high-end performance x86 desktop microprocessor introduced by AMD in late 2020. Fabricated on TSMC's 7 nm process based on the Zen 3 microarchitecture, this processor operates at 3.4 GHz with a TDP of 105 W and a Boost frequency of up to 4.9 GHz. The 5950X supports up to 128 GiB of dual-channel DDR4-3200 memory.
Cache[edit]
- Main article: Zen 3 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||||||
|
Expansions[edit]
In addition to the x4 lanes that are reserved for the chipset, the Ryzen 9 5950X has x16 for a discrete graphics processor and x4 for storage (NVMe or 2 ports SATA Express).
Expansion Options |
|||||
|
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Ryzen 9 5950X - AMD"
full page name | amd/ryzen 9/5950x + |
instance of | microprocessor + |
ldate | 1900 + |