From WikiChip
Difference between revisions of "intel/xeon d/d-1543n"
(7 intermediate revisions by the same user not shown) | |||
Line 2: | Line 2: | ||
{{chip | {{chip | ||
|name=Xeon D-1543N | |name=Xeon D-1543N | ||
+ | |image=broadwell de (front).png | ||
+ | |back image=broadwell de (back).png | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=D-1543N | |model number=D-1543N | ||
+ | |part number=GG8068203255107 | ||
+ | |s-spec=SR3KW | ||
+ | |market=Server | ||
+ | |market 2=Embedded | ||
+ | |first announced=July, 2017 | ||
+ | |first launched=July, 2017 | ||
+ | |release price (tray)=$652.00 | ||
+ | |family=Xeon D | ||
+ | |series=D-1500 | ||
+ | |locked=Yes | ||
+ | |frequency=1,900 MHz | ||
+ | |turbo frequency1=2,500 MHz | ||
+ | |bus type=DMI 2.0 | ||
+ | |clock multiplier=19 | ||
+ | |isa=x86-64 | ||
+ | |isa family=x86 | ||
|microarch=Broadwell | |microarch=Broadwell | ||
+ | |platform=Grangeville | ||
|core name=Broadwell DE | |core name=Broadwell DE | ||
+ | |core family=6 | ||
+ | |core model=6 | ||
+ | |core stepping=A1 | ||
+ | |process=14 nm | ||
+ | |transistors=3,200,000,000 | ||
+ | |technology=CMOS | ||
+ | |die area=246.24 mm² | ||
+ | |word size=64 bit | ||
+ | |core count=8 | ||
+ | |thread count=16 | ||
+ | |max cpus=1 | ||
+ | |max memory=128 GiB | ||
+ | |tdp=45 W | ||
+ | |package name 1=intel,fcbga_1667 | ||
}} | }} | ||
'''Xeon D-1543N''' is a {{arch|64}} [[octa-core]] [[x86]] microserver SoC introduced by [[Intel]] in late [[2017]]. The D-1543N is based on the {{intel|Broadwell|l=arch}} microarchitecture and is fabricated on their [[14 nm process]]. It operates at 1.9 GHz with a TDP of 45 W and a {{intel|turbo boost|turbo frequency}} of 2.5 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory. | '''Xeon D-1543N''' is a {{arch|64}} [[octa-core]] [[x86]] microserver SoC introduced by [[Intel]] in late [[2017]]. The D-1543N is based on the {{intel|Broadwell|l=arch}} microarchitecture and is fabricated on their [[14 nm process]]. It operates at 1.9 GHz with a TDP of 45 W and a {{intel|turbo boost|turbo frequency}} of 2.5 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory. | ||
+ | |||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/broadwell (server)#Memory_Hierarchy|l1=Broadwell § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=512 KiB | ||
+ | |l1i cache=256 KiB | ||
+ | |l1i break=8x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=256 KiB | ||
+ | |l1d break=8x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=2 MiB | ||
+ | |l2 break=8x256 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=12 MiB | ||
+ | |l3 break=8x1.5 MiB | ||
+ | |l3 desc=16-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | This SoC has no integrated graphics processing unit. | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR4-2400 | ||
+ | |ecc=Yes | ||
+ | |max mem=128 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=35.76 GiB/s | ||
+ | |bandwidth schan=17.88 GiB/s | ||
+ | |bandwidth dchan=35.76 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions main | ||
+ | | | ||
+ | {{expansions entry | ||
+ | |type=PCIe | ||
+ | |pcie revision=3.0 | ||
+ | |pcie lanes=24 | ||
+ | |pcie config=x16 | ||
+ | |pcie config 2=x8 | ||
+ | |pcie config 3=x4 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=PCIe | ||
+ | |pcie revision=2.0 | ||
+ | |pcie lanes=8 | ||
+ | |pcie config=x8 | ||
+ | |pcie config 2=x4 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=USB | ||
+ | |usb revision=3.0 | ||
+ | |usb ports=4 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=USB | ||
+ | |usb revision=2.0 | ||
+ | |usb ports=4 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=SATA | ||
+ | |sata revision=3 | ||
+ | |sata ports=6 | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | == Networking == | ||
+ | {{network | ||
+ | |eth opts=Yes | ||
+ | |10ge=Yes | ||
+ | |10ge ports=2 | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |bfloat16=No | ||
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=Yes | ||
+ | |txt=Yes | ||
+ | |ht=Yes | ||
+ | |vpro=No | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=Yes | ||
+ | |osguard=Yes | ||
+ | |intqat=Yes | ||
+ | |dlboost=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
+ | |em64t=Yes | ||
+ | |vt-x=Yes | ||
+ | |vt-d=Yes | ||
+ | |sse4=Yes | ||
+ | |sse4_1=Yes | ||
+ | |sse4_2=Yes | ||
+ | |bmi=Yes | ||
+ | |secure key=Yes | ||
+ | |os guard=Yes | ||
+ | }} |
Latest revision as of 01:22, 1 April 2019
Edit Values | |
Xeon D-1543N | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | D-1543N |
Part Number | GG8068203255107 |
S-Spec | SR3KW |
Market | Server, Embedded |
Introduction | July, 2017 (announced) July, 2017 (launched) |
Release Price | $652.00 (tray) |
Shop | Amazon |
General Specs | |
Family | Xeon D |
Series | D-1500 |
Locked | Yes |
Frequency | 1,900 MHz |
Turbo Frequency | 2,500 MHz (1 core) |
Bus type | DMI 2.0 |
Clock multiplier | 19 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Broadwell |
Platform | Grangeville |
Core Name | Broadwell DE |
Core Family | 6 |
Core Model | 6 |
Core Stepping | A1 |
Process | 14 nm |
Transistors | 3,200,000,000 |
Technology | CMOS |
Die | 246.24 mm² |
Word Size | 64 bit |
Cores | 8 |
Threads | 16 |
Max Memory | 128 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 45 W |
Packaging | |
Package | FCBGA-1667 (FCBGA) |
Dimension | 37.5 mm × 37.5 mm × 3.557 mm |
Pitch | 0.7 mm |
Contacts | 1667 |
Xeon D-1543N is a 64-bit octa-core x86 microserver SoC introduced by Intel in late 2017. The D-1543N is based on the Broadwell microarchitecture and is fabricated on their 14 nm process. It operates at 1.9 GHz with a TDP of 45 W and a turbo frequency of 2.5 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2400 memory.
Cache[edit]
- Main article: Broadwell § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Graphics[edit]
This SoC has no integrated graphics processing unit.
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
||||||||||||||||||
|
Networking[edit]
Networking
|
||||
|
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon D-1543N - Intel"
core name | Broadwell DE + |
designer | Intel + |
full page name | intel/xeon d/d-1543n + |
instance of | microprocessor + |
ldate | 1900 + |
manufacturer | Intel + |
microarchitecture | Broadwell + |
model number | D-1543N + |
name | Xeon D-1543N + |