From WikiChip
Difference between revisions of "intel/microarchitectures/gracemont"
< intel‎ | microarchitectures

(Undo revision 101900 by 2A09:BAC2:891E:188C:0:0:272:45 (talk))
 
(12 intermediate revisions by 9 users not shown)
Line 7: Line 7:
 
|introduction=2021
 
|introduction=2021
 
|process=10 nm
 
|process=10 nm
 +
|type=Superscalar
 +
|oooe=Yes
 +
|speculative=Yes
 +
|renaming=Yes
 
|isa=x86-64
 
|isa=x86-64
 +
|extension=MOVBE
 +
|extension 2=MMX
 +
|extension 3=SSE
 +
|extension 4=SSE2
 +
|extension 5=SSE3
 +
|extension 6=SSSE3
 +
|extension 7=SSE4.1
 +
|extension 8=SSE4.2
 +
|extension 9=POPCNT
 +
|extension 10=AES
 +
|extension 11=PCLMUL
 +
|extension 12=RDRND
 +
|extension 13=XSAVE
 +
|extension 14=XSAVEOPT
 +
|extension 15=FSGSBASE
 +
|extension 16=PTWRITE
 +
|extension 17=RDPID
 +
|extension 18=SGX
 +
|extension 19=UMIP
 +
|extension 20=GFNI-SSE
 +
|extension 21=CLWB
 +
|extension 22=ENCLV
 +
|extension 23=SHA
 +
|core name=
 +
|core name 2=
 +
|core name 3=
 
|predecessor=Tremont
 
|predecessor=Tremont
 
|predecessor link=intel/microarchitectures/tremont
 
|predecessor link=intel/microarchitectures/tremont
 
}}
 
}}
 
'''Gracemont''' is [[Intel]]'s successor to {{\\|Tremont}}, a [[10 nm]] microarchitecture for ultra-low power devices and microservers.
 
'''Gracemont''' is [[Intel]]'s successor to {{\\|Tremont}}, a [[10 nm]] microarchitecture for ultra-low power devices and microservers.
−
<WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 /><WikiChipAds type=1 />
+
 
 +
== Codenames ==
 +
{| class="wikitable"
 +
! Platform !! Core Name || PCH
 +
|-
 +
| || {{intel|Grand Ridge |l=core}} ||
 +
|}
 +
 
 
== Process Technology ==
 
== Process Technology ==
−
Gracemont is designed to take advantage of Intel's [[10 nm process]].
+
Gracemont is designed to take advantage of the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).
  
 
== Architecture ==
 
== Architecture ==
 
=== Key changes from {{\\|Tremont}}===
 
=== Key changes from {{\\|Tremont}}===
 
{{future information}}
 
{{future information}}
 +
* Core
 +
** Front-End
 +
*** Larger Level 1 instruction cache - 64KB per core from 32KB per core
 +
*** Add OD-ILD (on-demand instruction length decoder)
 +
** Back-End
 +
*** Increased ROBs to 256 (from 208)
 +
*** wide issue (17-wide)
 +
*** 4 ALU SIMD (from 3)
 +
* Memory
 +
** DDR5 (from DDR4)
 +
* I/O
 +
** PCIe 4.0 (from 3.0)
 +
* New Instructions
 +
** AVX2
 +
** AVX-VNNI
 +
 +
== Bibliography ==
 +
* Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance (wikichip)

Latest revision as of 04:24, 1 September 2023

Edit Values
Gracemont µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Process10 nm
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AES, PCLMUL, RDRND, XSAVE, XSAVEOPT, FSGSBASE, PTWRITE, RDPID, SGX, UMIP, GFNI-SSE, CLWB, ENCLV, SHA
Succession

Gracemont is Intel's successor to Tremont, a 10 nm microarchitecture for ultra-low power devices and microservers.

Codenames[edit]

Platform Core Name PCH
Grand Ridge

Process Technology[edit]

Gracemont is designed to take advantage of the Intel 7 process (previously 10nm Enhanced SuperFin (ESF)).

Architecture[edit]

Key changes from Tremont[edit]

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
  • Core
    • Front-End
      • Larger Level 1 instruction cache - 64KB per core from 32KB per core
      • Add OD-ILD (on-demand instruction length decoder)
    • Back-End
      • Increased ROBs to 256 (from 208)
      • wide issue (17-wide)
      • 4 ALU SIMD (from 3)
  • Memory
    • DDR5 (from DDR4)
  • I/O
    • PCIe 4.0 (from 3.0)
  • New Instructions
    • AVX2
    • AVX-VNNI

Bibliography[edit]

  • Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance (wikichip)
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/gracemont&oldid=101903"
Facts about "Gracemont - Microarchitectures - Intel"
RDF feed
codenameGracemont +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/gracemont +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameGracemont +
process10 nm (0.01 μm, 1.0e-5 mm) +