From WikiChip
Difference between revisions of "intel/atom x7/z8750"
m (Bot: replacing deprecated (and now obselete) {{mpu features}} with {{x86 features}}) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(One intermediate revision by the same user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Atom x7-Z8750}} | {{intel title|Atom x7-Z8750}} | ||
− | {{ | + | {{chip |
| name = Atom x7-Z8750 | | name = Atom x7-Z8750 | ||
| no image = Yes | | no image = Yes | ||
Line 121: | Line 121: | ||
== Expansions == | == Expansions == | ||
− | {{ | + | {{expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie lanes = 2 | | pcie lanes = 2 |
Latest revision as of 15:15, 13 December 2017
Edit Values | |
Atom x7-Z8750 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | x7-Z8750 |
Part Number | FJ8066401715827 |
S-Spec | SR2KG QK1E (QS) |
Market | Mobile |
Introduction | February, 2015 (announced) March 2, 2015 (launched) |
Shop | Amazon |
General Specs | |
Family | Atom x7 |
Series | 8700 |
Locked | Yes |
Frequency | 1600 MHz |
Turbo Frequency | Yes |
Turbo Frequency | 2560 MHz (1 core) |
Clock multiplier | 16 |
Microarchitecture | |
Microarchitecture | Airmont |
Platform | Cherry Trail |
Core Name | Cherry Trail |
Core Stepping | D1 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 4 |
Threads | 4 |
Max Memory | 8 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
SDP | 2 W |
OP Temperature | 0 °C – 90 °C |
The x7-Z8750 is a quad-core 64-bit system-on-chip designed by Intel released in early 2015. The x7-Z8750 is the first member of the Atom x7 family of high-end mobile system on chips. This chip supports up to 8 GiB of memory and integrates the HD Graphics 405 GPU.
Cache[edit]
- Main article: Airmont § Cache
Cache Info [Edit Values] | ||
L1I$ | 128 KiB 131,072 B 0.125 MiB |
4x32 KiB 8-way set associative (per core) |
L1D$ | 96 KiB 98,304 B 0.0938 MiB |
4x24 KiB 6-way set associative (per core) |
L2$ | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB |
2x1 MiB 16-way set associative (per 2 cores) |
L3$ | 0 KiB 0 MiB 0 B 0 GiB |
No L3$ |
Graphics[edit]
Integrated Graphic Information | |
GPU | HD Graphics 405 |
Displays | 3 |
Frequency | 200 MHz 0.2 GHz
200,000 KHz |
Max frequency | 600 MHz 0.6 GHz
600,000 KHz |
Max memory | 8 GiB 8,192 MiB
8,388,608 KiB 8,589,934,592 B |
Output | Embedded DisplayPort, HDMI |
DirectX | 11.2 |
OpenGL | 4.4 |
OpenCL | 2.0 |
HDMI | 1.4 |
Vulkan | 1.0 |
Max HDMI Res | 3840x2160 @60 Hz |
Max eDP Res | 2560x1600 @60 Hz |
Memory controller[edit]
Integrated Memory Controller | |
Type | LPDDR3-1600 |
Controllers | 1 |
Channels | 2 |
ECC Support | No |
Max bandwidth | 25,600 MB/s |
Max memory | 8192 MB |
Expansions[edit]
Expansion Options
|
||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||
|
Storage[edit]
- SD Card support (x1 SDR104)
- SDIO support (x1 SDR104)
- eMMC support (4.51)
Audio[edit]
- Low Power Engine (3 I2S ports)
Package[edit]
Property | Value |
---|---|
Type | 17x17mm Type 4 |
IO count | 628 |
Ball count | 1380 |
Ball pitch | 0.4mm |
Z-height | 0.937mm |
Facts about "Atom x7-Z8750 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Atom x7-Z8750 - Intel#io + |
has feature | integrated gpu +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, SD Card support +, SDIO support +, eMMC support + and Low Power Engine + |
has intel burst performance technology | true + |
has x86 advanced encryption standard instruction set extension | true + |
integrated gpu | HD Graphics 405 + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu max frequency | 600 MHz (0.6 GHz, 600,000 KHz) + |
integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
max pcie lanes | 2 + |