From WikiChip
Difference between revisions of "intel/core i7/i7-2620m"
(→Features) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(3 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i7-2620M}} | {{intel title|Core i7-2620M}} | ||
− | {{ | + | {{chip |
|name=Core i7-2620M | |name=Core i7-2620M | ||
|no image=Yes | |no image=Yes | ||
Line 101: | Line 101: | ||
|pcie config 3=1x8+2x4 | |pcie config 3=1x8+2x4 | ||
}} | }} | ||
+ | }} | ||
+ | == Wireless == | ||
+ | {{wireless links | ||
+ | |4g=yes | ||
+ | |wimax=yes | ||
}} | }} | ||
Line 202: | Line 207: | ||
|mwt=Yes | |mwt=Yes | ||
|sipp=No | |sipp=No | ||
− | |att= | + | |att=Yes |
|ipt=Yes | |ipt=Yes | ||
|tsx=No | |tsx=No | ||
|txt=Yes | |txt=Yes | ||
|ht=Yes | |ht=Yes | ||
− | |vpro= | + | |vpro=Yes |
|vtx=Yes | |vtx=Yes | ||
− | |vtd= | + | |vtd=Yes |
|ept=Yes | |ept=Yes | ||
|mpx=No | |mpx=No |
Latest revision as of 15:21, 13 December 2017
Edit Values | |||||||||||
Core i7-2620M | |||||||||||
General Info | |||||||||||
Designer | Intel | ||||||||||
Manufacturer | Intel | ||||||||||
Model Number | i7-2620M | ||||||||||
Part Number | FF8062700838809, AV8062700839009 | ||||||||||
S-Spec | SR03F, SR041 | ||||||||||
Market | Mobile | ||||||||||
Introduction | February, 2011 (announced) February, 2011 (launched) | ||||||||||
Release Price | $346 | ||||||||||
Shop | Amazon | ||||||||||
General Specs | |||||||||||
Family | Core i7 | ||||||||||
Series | i7-2000 | ||||||||||
Locked | Yes | ||||||||||
Frequency | 2,700 MHz | ||||||||||
Turbo Frequency | 3,400 MHz (1 core), 3,200 MHz (2 cores) | ||||||||||
Bus type | DMI 2.0 | ||||||||||
Bus rate | 4 × 5 GT/s | ||||||||||
Clock multiplier | 27 | ||||||||||
CPUID | 0x206A7 | ||||||||||
Microarchitecture | |||||||||||
ISA | x86-64 (x86) | ||||||||||
Microarchitecture | Sandy Bridge | ||||||||||
Platform | Sandy Bridge M | ||||||||||
Chipset | Cougar Point | ||||||||||
Core Name | Sandy Bridge M | ||||||||||
Core Family | 6 | ||||||||||
Core Model | 42 | ||||||||||
Core Stepping | J1 | ||||||||||
Process | 32 nm | ||||||||||
Transistors | 624,000,000 | ||||||||||
Technology | CMOS | ||||||||||
Die | 149 mm² | ||||||||||
Word Size | 64 bit | ||||||||||
Cores | 2 | ||||||||||
Threads | 4 | ||||||||||
Max Memory | 16 GiB | ||||||||||
Multiprocessing | |||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||
Electrical | |||||||||||
Power (idle) | 3.1 W | ||||||||||
Vcore | 0.3 V-1.52 V | ||||||||||
TDP | 35 W | ||||||||||
Tjunction | 0 °C – 100 °C | ||||||||||
Tstorage | -25 °C – 125 °C | ||||||||||
Packaging | |||||||||||
| |||||||||||
|
Core i7-2620M is a 64-bit dual-core performance mobile x86 microprocessor introduced by Intel in early 2011. This processor is manufactured on a 32 nm process based on the Sandy Bridge microarchitecture and operates at 2.7 GHz with a TDP of 35 W and a turbo boost frequency of up to 3.4 GHz. The i7-2620M incorporates Intel's HD Graphics 3000 integrated graphics operating at 650 MHz with a burst frequency of 1.3 GHz. This processor supports up to 16 GiB of dual-channel DDR3-1333 memory.
Cache[edit]
- Main article: Sandy Bridge § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Wireless[edit]
Wireless Communications | ||||
Cellular | ||||
4G |
|
---|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Sandy Bridge (Gen6) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | ✘ | Main | Main, High | Up to 80 Mbps | |||
MPEG-4 AVC (H.264) | Main | 4.1 | Up to 40 Mbps | Main, High | 4.1 | Up to 40 Mbps | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | Up to 40 Mbps |
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-2620M - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-2620M - Intel#pcie + |
device id | 0x116 + |
has advanced vector extensions | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel VT-x +, Extended Page Tables +, Flex Memory Access +, My WiFi Technology + and Identity Protection Technology + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel identity protection technology support | true + |
has intel my wifi technology support | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
integrated gpu | HD Graphics 3000 + |
integrated gpu base frequency | 650 MHz (0.65 GHz, 650,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 1,300 MHz (1.3 GHz, 1,300,000 KHz) + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + |
max memory channels | 2 + |
supported memory type | DDR3-1333 + and DDR3-1066 + |