From WikiChip
Difference between revisions of "mips/prid register"

(Undo revision 5721 by 101.99.15.171 (talk) - vandalism detected!)
(Alchemy correction.)
 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
−
The '''Processor ID''' ('''PRId''') is a read-only, special-purpose register found in the [[MIPS32]] and [[MIPS64]] ISAs that can be queried to identify the [[MIPS]] CPU. The Processor ID should be unique for each instruction set or CPU control register change. The PRId is the 15th register in [[Coprocessor 0 - MIPS|Coprocessor 0]].
+
{{mips title|PRId register}}
 +
The '''Processor ID''' ('''PRId''') is a [[read-only register|read-only]], [[special-purpose register]] found in the {{mips|MIPS32}} and {{mips|MIPS64}} ISAs that can be queried to identify the [[MIPS]] CPU. The [[Processor ID]] should be unique for each instruction set or CPU control register change. The PRId is the 15th register in {{mips|Coprocessor 0}}.
  
 
== Register layout ==
 
== Register layout ==
−
The PRId is the 15th register in [[Coprocessor 0 - MIPS|Coprocessor 0]]. It contains company options, company ID, CPU ID, and revision ID.
+
The PRId is the 15th register in {{mips|Coprocessor 0}}. It contains company options, company ID, CPU ID, and revision ID.
 
{| class="wikitable"
 
{| class="wikitable"
 
|-
 
|-
Line 26: Line 27:
 
| 0x020000 || Broadcom
 
| 0x020000 || Broadcom
 
|-
 
|-
−
| 0x030000 || Alchemy
+
| 0x030000 || [[Alchemy]], [[AMD]], [[RMI]] ({{alchemy|Alchemy}} processors)
 
|-
 
|-
 
| 0x040000 || Sibyte
 
| 0x040000 || Sibyte
Line 42: Line 43:
 
| 0x0c0000 || Netlogic
 
| 0x0c0000 || Netlogic
 
|-
 
|-
−
| 0x0d0000 || Cavium
+
| 0x0d0000 || [[Cavium]]
 
|-
 
|-
 
| 0xd00000 || Ingenic
 
| 0xd00000 || Ingenic
−
|}
+
|}
  
 
=== CPU ID ===
 
=== CPU ID ===
Line 54: Line 55:
 
|-
 
|-
 
| 0x0100 || R2000
 
| 0x0100 || R2000
−
|-
 
−
| 0x0100 || AU1 Rev1
 
−
|-
 
−
| 0x0200 || AU2 Rev2
 
 
|-
 
|-
 
| 0x0200 || R3000
 
| 0x0200 || R3000
Line 126: Line 123:
 
|-
 
|-
 
| 0x8200 || 20KC
 
| 0x8200 || 20KC
 +
|-
 +
| 0x8300 || 4Km or 4Kp
 
|-
 
|-
 
| 0x8400 || 4KEC
 
| 0x8400 || 4KEC
Line 157: Line 156:
 
| 0x9e00 || M14KEC
 
| 0x9e00 || M14KEC
 
|}
 
|}
 +
 
==== Sibyte ====
 
==== Sibyte ====
 
{| class="wikitable sortable"
 
{| class="wikitable sortable"
Line 173: Line 173:
 
|-
 
|-
 
| 0x0400 || SR71000
 
| 0x0400 || SR71000
−
|}  
+
|}
 
==== Broadcom ====
 
==== Broadcom ====
 
{| class="wikitable sortable"
 
{| class="wikitable sortable"
Line 233: Line 233:
 
! CPU ID !! CPU
 
! CPU ID !! CPU
 
|-
 
|-
−
| 0x0200 || JZRISC  
+
| 0x0200 || JZRISC
 
|}
 
|}
  
Line 291: Line 291:
 
| 0x1200 || NETLOGIC_XLP2XX
 
| 0x1200 || NETLOGIC_XLP2XX
 
|}
 
|}
 +
 +
==== Alchemy ====
 +
{| class="wikitable sortable"
 +
! CPU ID !! CPU Core
 +
|-
 +
| 0x0100 || {{alchemy|Au1|l=arch}} Rev. 1
 +
|-
 +
| 0x0200 || {{alchemy|Au1|l=arch}} Rev. 2
 +
|}
 +
 
=== Revision ===
 
=== Revision ===
 
The revision is a manufacturer dependent value which can be used to track silicon revisions.
 
The revision is a manufacturer dependent value which can be used to track silicon revisions.
  
 
== References ==
 
== References ==
−
{{reflist|30em}}
+
<references />
  
 
[[Category:MIPS]]
 
[[Category:MIPS]]
 
[[Category:MIPS32]]
 
[[Category:MIPS32]]
−
[[Category:MIPS register]]
+
[[Category:MIPS registers]]

Latest revision as of 02:15, 20 March 2022

The Processor ID (PRId) is a read-only, special-purpose register found in the MIPS32 and MIPS64 ISAs that can be queried to identify the MIPS CPU. The Processor ID should be unique for each instruction set or CPU control register change. The PRId is the 15th register in Coprocessor 0.

Register layout[edit]

The PRId is the 15th register in Coprocessor 0. It contains company options, company ID, CPU ID, and revision ID.

3124 2316 158 70
Company Options Company ID CPU ID Revision

Company Options[edit]

The Company Options field is the most significant byte of the RPId register. The company options field depends on the manufacturer and the exact model being used. Consult your CPU manual for more information.

Company ID[edit]

The Company ID field is located at bits 16 through 23. Because the company ID is a relatively new addition, legacy processors have it defined as 0. The linux kernel defines the following values:[1]

Company ID Company
0x000000 Legacy
0x010000 MIPS
0x020000 Broadcom
0x030000 Alchemy, AMD, RMI (Alchemy processors)
0x040000 Sibyte
0x050000 Sandcraft
0x060000 NXP
0x070000 Toshiba
0x080000 LSI
0x0b0000 Lexra
0x0c0000 Netlogic
0x0d0000 Cavium
0xd00000 Ingenic

CPU ID[edit]

Legacy[edit]

CPU ID CPU
0x0100 R2000
0x0200 R3000
0x0300 R6000
0x0400 R4000
0x0600 R6000A
0x0900 R10000
0x0b00 R4300
0x0c00 VR41XX
0x0e00 R12000
0x0f00 R14000
0x1000 R8000
0x1200 PR4450
0x2000 R4600
0x2100 R4700
0x2200 TX39
0x2200 R4640
0x2200 R4650
0x2300 R5000
0x2d00 TX49
0x2400 SONIC
0x2500 MAGIC
0x2700 RM7000
0x2800 NEVADA (RM5260?)
0x3400 RM9000
0x4200 LOONGSON1
0x5400 R5432
0x5500 R5500
0x6300 LOONGSON2
0xff00 Unknown

MIPS[edit]

CPU ID CPU
0x8000 4KC
0x8100 5KC
0x8200 20KC
0x8300 4Km or 4Kp
0x8400 4KEC
0x8600 4KSC
0x8800 25KF
0x8900 5KE
0x9000 4KECR2
0x9100 4KEMPR2
0x9200 4KSD
0x9300 24K
0x9500 34K
0x9600 24KE
0x9700 74K
0x9900 1004K
0x9a00 1074K
0x9c00 M14KC
0x9e00 M14KEC

Sibyte[edit]

CPU ID CPU
0x0100 SB1
0x1100 SB1A

Sandcraft[edit]

CPU ID CPU
0x0400 SR71000

Broadcom[edit]

CPU ID CPU
0x4000 BMIPS32_REV4
0x8000 BMIPS32_REV8
0x9000 BMIPS3300
0x9100 BMIPS3300_ALT
0x0000 BMIPS3300_BUG
0xa000 BMIPS43XX
0x5a00 BMIPS5000

Cavium[edit]

CPU ID CPU
0x0000 CAVIUM_CN38XX
0x0100 CAVIUM_CN31XX
0x0200 CAVIUM_CN30XX
0x0300 CAVIUM_CN58XX
0x0400 CAVIUM_CN56XX
0x0600 CAVIUM_CN50XX
0x0700 CAVIUM_CN52XX
0x9000 CAVIUM_CN63XX
0x9100 CAVIUM_CN68XX
0x9200 CAVIUM_CN66XX
0x9300 CAVIUM_CN61XX
0x9400 CAVIUM_CNF71XX
0x9500 CAVIUM_CN78XX
0x9600 CAVIUM_CN70XX

Ingenic[edit]

CPU ID CPU
0x0200 JZRISC

Netlogic[edit]

CPU ID CPU
0x0000 NETLOGIC_XLR732
0x0200 NETLOGIC_XLR716
0x0900 NETLOGIC_XLR532
0x0600 NETLOGIC_XLR308
0x0800 NETLOGIC_XLR532C
0x0a00 NETLOGIC_XLR516C
0x0b00 NETLOGIC_XLR508C
0x0f00 NETLOGIC_XLR308C
0x8000 NETLOGIC_XLS608
0x8800 NETLOGIC_XLS408
0x8c00 NETLOGIC_XLS404
0x8e00 NETLOGIC_XLS208
0x8f00 NETLOGIC_XLS204
0xce00 NETLOGIC_XLS108
0xcf00 NETLOGIC_XLS104
0x4000 NETLOGIC_XLS616B
0x4a00 NETLOGIC_XLS608B
0x4400 NETLOGIC_XLS416B
0x4c00 NETLOGIC_XLS412B
0x4e00 NETLOGIC_XLS408B
0x4f00 NETLOGIC_XLS404B
0x8000 NETLOGIC_AU13XX
0x1000 NETLOGIC_XLP8XX
0x1100 NETLOGIC_XLP3XX
0x1200 NETLOGIC_XLP2XX

Alchemy[edit]

CPU ID CPU Core
0x0100 Au1 Rev. 1
0x0200 Au1 Rev. 2

Revision[edit]

The revision is a manufacturer dependent value which can be used to track silicon revisions.

References[edit]

  1. ↑ GitHub linux/arch/mips/include/asm/cpu.h
Retrieved from "https://en.wikichip.org/w/index.php?title=mips/prid_register&oldid=99882"