From WikiChip
Difference between revisions of "intel/cores/broxton"
< intel

(See also: subbing for template)
 
(One intermediate revision by one other user not shown)
Line 16: Line 16:
 
|succession=Yes
 
|succession=Yes
 
}}
 
}}
'''Broxton''' is the name of the core for [[Intel]]'s generation of [[system on chip]] serving as a successor to the {{intel|Cherry Trail|l=core}} along with {{intel|Willow Trail|l=core}}. These chips primarily targeted towards smartphones. Broxton chips are manufactured on a [[14 nm lithography process|14 nm process]] and is part of Intel's the {{intel|Goldmont|l=arch}} [[microarchitecture]].
+
'''Broxton''' ('''BXT''') is the name of the core for [[Intel]]'s generation of [[system on chip]] serving as a successor to {{intel|Cherry Trail|l=core}} along with {{intel|Willow Trail|l=core}}, and were primarily targeted towards smartphones. Broxton chips were designed to be manufactured with a [[14 nm lithography process|14 nm process]] and were part of Intel's {{intel|Goldmont|l=arch}} [[microarchitecture]].
  
 
On April 29, 2016, Intel officially '''cancelled Broxton'''.
 
On April 29, 2016, Intel officially '''cancelled Broxton'''.

Latest revision as of 11:03, 22 April 2019

Edit Values
Broxton
General Info
DesignerIntel
ManufacturerIntel
IntroductionJune, 2015 (announced)
FateCancelled
Microarchitecture
ISAx86-64
MicroarchitectureGoldmont
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Succession

Broxton (BXT) is the name of the core for Intel's generation of system on chip serving as a successor to Cherry Trail along with Willow Trail, and were primarily targeted towards smartphones. Broxton chips were designed to be manufactured with a 14 nm process and were part of Intel's Goldmont microarchitecture.

On April 29, 2016, Intel officially cancelled Broxton.

See also[edit]

designerIntel +
fateCancelled +
first announcedJune 2015 +
instance ofcore +
isax86-64 +
manufacturerIntel +
microarchitectureGoldmont +
nameBroxton +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +