Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:x86 features"
(Updated AVX-512 links.) |
|||
| (29 intermediate revisions by 4 users not shown) | |||
| Line 10: | Line 10: | ||
<tr style="vertical-align:top;"><td> | <tr style="vertical-align:top;"><td> | ||
<table class="tl1" style="font-size: 0.9em; float: left; margin-right: 10px;"><!-- | <table class="tl1" style="font-size: 0.9em; float: left; margin-right: 10px;"><!-- | ||
| − | -->{{#if: {{istrue|{{{mmx|}}}}} | <tr><th style="width: 100px;">MMX</th><td>MMX Extension</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{mmx|}}}}} | <tr><th style="width: 100px;">MMX</th><td>{{x86|mmx|MMX Extension}}</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{emmx|}}}}} | <tr><th style="width: 100px;">EMMX</th><td>Extended MMX Extension</td></tr> }}<!-- | -->{{#if: {{istrue|{{{emmx|}}}}} | <tr><th style="width: 100px;">EMMX</th><td>Extended MMX Extension</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{3dnow|}}}}} | <tr><th style="width: 100px;">3DNow!</th><td>3DNow! Extension</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{3dnow|}}}}} | <tr><th style="width: 100px;">3DNow!</th><td>{{x86|3DNow!|3DNow! Extension}}</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{e3dnow|}}}}} | <tr><th style="width: 100px;">E3DNow!</th><td>Extended 3DNow! Extension</td></tr> }}<!-- | -->{{#if: {{istrue|{{{e3dnow|}}}}} | <tr><th style="width: 100px;">E3DNow!</th><td>Extended 3DNow! Extension</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{sse|}}}}} | <tr><th style="width: 100px;">SSE</th><td>Streaming SIMD Extensions</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{sse|}}}}} | <tr><th style="width: 100px;">SSE</th><td>{{x86|SSE|Streaming SIMD Extensions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sse2|}}}}} | <tr><th style="width: 100px;">SSE2</th><td>Streaming SIMD Extensions 2</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{sse2|}}}}} | <tr><th style="width: 100px;">SSE2</th><td>{{x86|SSE2|Streaming SIMD Extensions 2}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sse3|}}}}} | <tr><th style="width: 100px;">SSE3</th><td>Streaming SIMD Extensions 3</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{sse3|}}}}} | <tr><th style="width: 100px;">SSE3</th><td>{{x86|SSE3|Streaming SIMD Extensions 3}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{ssse3|}}}}} | <tr><th style="width: 100px;">SSSE3</th><td>Supplemental SSE3</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{ssse3|}}}}} | <tr><th style="width: 100px;">SSSE3</th><td>{{x86|SSSE3|Supplemental SSE3}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sse41|}}}}} | <tr><th style="width: 100px;">SSE4.1</th><td>Streaming SIMD Extensions 4.1</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{sse41|}}}}} | <tr><th style="width: 100px;">SSE4.1</th><td>{{x86|SSE4.1|Streaming SIMD Extensions 4.1}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sse42|}}}}} | <tr><th style="width: 100px;">SSE4.2</th><td>Streaming SIMD Extensions 4.2</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{sse42|}}}}} | <tr><th style="width: 100px;">SSE4.2</th><td>{{x86|SSE4.2|Streaming SIMD Extensions 4.2}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sse4a|}}}}} | <tr><th style="width: 100px;">SSE4a</th><td>Streaming SIMD Extensions | + | -->{{#if: {{istrue|{{{sse4a|}}}}} | <tr><th style="width: 100px;">SSE4a</th><td>{{x86|SSE4a|Streaming SIMD Extensions 4a}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 100px;">AVX</th><td>Advanced Vector Extensions</td></tr>[[has feature::Advanced Vector Extensions| ]][[has advanced vector extensions::true| ]] }}<!-- | + | -->{{#if: {{istrue|{{{sse_gfni|}}}}} | <tr><th style="width: 100px;">GFNI</th><td>{{x86|GFNI|SSE Galois Field New Instructions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 100px;">AVX2</th><td>Advanced Vector Extensions 2</td></tr>[[has feature::Advanced Vector Extensions 2| ]][[has advanced vector extensions 2::true| ]] }}<!-- | + | -->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 100px;">AVX</th><td>{{x86|AVX|Advanced Vector Extensions}}</td></tr>[[has feature::Advanced Vector Extensions| ]][[has advanced vector extensions::true| ]] }}<!-- |
| − | -->{{#if: {{istrue|{{{avx512f|{{{avx512cd|{{{avx512er|{{{avx512pf|{{{avx512bw|{{{avx512dq|{{{avx512vl|{{{avx512ifma|{{{avx512vbmi|{{{avx5124fmaps|{{{avx5124vnniw|{{{avx512vpopcntdq|}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} | <tr><th style="width: 100px;">AVX-512</th><td>Advanced Vector 512-bit</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx_gfni|}}}}} | <tr><th style="width: 100px;">AVX+GFNI</th><td>{{x86|GFNI|AVX Galois Field New Instructions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx512f|}}}}} | <tr><th style="width: 100px;">AVX512F</th><td>AVX-512 Foundation</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 100px;">AVX2</th><td>{{x86|AVX2|Advanced Vector Extensions 2}}</td></tr>[[has feature::Advanced Vector Extensions 2| ]][[has advanced vector extensions 2::true| ]] }}<!-- |
| + | -->{{#if: {{istrue|{{{avx512f|{{{avx512cd|{{{avx512er|{{{avx512pf|{{{avx512bw|{{{avx512dq|{{{avx512vl|{{{avx512ifma|{{{avx512vbmi|{{{avx5124fmaps|{{{avx5124vnniw|{{{avx512vpopcntdq|{{{avx512vnni|{{{avx512gfni|{{{avx512vaes|{{{avx512vbmi2|{{{avx512bitalg|{{{avx512vpclmulqdq|{{{sse_gfni|{{{avx_gfni}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} | <tr><th style="width: 100px;">AVX-512</th><td>{{x86|avx-512|Advanced Vector 512-bit}} {{#if: {{{avx512units|}}}|([[number of avx-512 execution units::{{{avx512units}}}]] Unit{{#ifexpr: {{{avx512units}}} > 1|s}})}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512f|}}}}} | <tr><th style="width: 100px;">AVX512F</th><td>AVX-512 Foundation</td></tr>[[has feature::Advanced Vector Extensions 512| ]][[has advanced vector extensions 512::true| ]]}}<!-- | ||
-->{{#if: {{istrue|{{{avx512cd|}}}}} | <tr><th style="width: 100px;">AVX512CD</th><td>AVX-512 Conflict Detection</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512cd|}}}}} | <tr><th style="width: 100px;">AVX512CD</th><td>AVX-512 Conflict Detection</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx512er|}}}}} | <tr><th style="width: 100px;">AVX512ER</th><td>AVX-512 Exponential and Reciprocal</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512er|}}}}} | <tr><th style="width: 100px;">AVX512ER</th><td>AVX-512 Exponential and Reciprocal</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx512pf|}}}}} | <tr><th style="width: 100px;">AVX512PF</th><td>AVX-512 Prefetch</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512pf|}}}}} | <tr><th style="width: 100px;">AVX512PF</th><td>AVX-512 Prefetch</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx512bw|}}}}} | <tr><th style="width: 100px;">AVX512BW</th><td>AVX-512 Byte and Word</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512bw|}}}}} | <tr><th style="width: 100px;">AVX512BW</th><td>AVX-512 Byte and Word</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{avx512dq|}}}}} | <tr><th style="width: 100px;">AVX512DQ</th><td>AVX-512 | + | -->{{#if: {{istrue|{{{avx512dq|}}}}} | <tr><th style="width: 100px;">AVX512DQ</th><td>{{x86|AVX512DQ|AVX-512 Doubleword and Quadword Instructions}}</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{avx512vl|}}}}} | <tr><th style="width: 100px;">AVX512VL</th><td>AVX-512 Vector Length</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512vl|}}}}} | <tr><th style="width: 100px;">AVX512VL</th><td>AVX-512 Vector Length</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{avx512ifma|}}}}} | <tr><th style="width: 100px;"> | + | -->{{#if: {{istrue|{{{avx512ifma|}}}}} | <tr><th style="width: 100px;">AVX512_IFMA</th><td>{{x86|AVX512_IFMA|AVX-512 Integer Fused Multiply-Add}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx512vbmi|}}}}} | <tr><th style="width: 100px;"> | + | -->{{#if: {{istrue|{{{avx512vbmi|}}}}} | <tr><th style="width: 100px;">AVX512_VBMI</th><td>{{x86|AVX512_VBMI|AVX-512 Vector Bit Manipulation Instructions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx5124fmaps|}}}}} | <tr><th style="width: 100px;"> | + | -->{{#if: {{istrue|{{{avx5124fmaps|}}}}} | <tr><th style="width: 100px;">AVX512_4FMAPS</th><td>{{x86|AVX512_4FMAPS|AVX-512 Fused Multiply-Accumulate Packed Single Precision}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;"> | + | -->{{#if: {{istrue|{{{avx512vnni|}}}}} | <tr><th style="width: 100px;">AVX512_VNNI</th><td>{{x86|AVX512_VNNI|AVX-512 Vector Neural Network Instructions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;"> | + | -->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;">AVX512_4VNNIW</th><td>{{x86|AVX512_4VNNIW|AVX-512 Vector Neural Network Instructions Word Variable Precision}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>Advanced Bit Manipulation</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;">AVX512_VPOPCNTDQ</th><td>{{x86|AVX512_VPOPCNTDQ|AVX-512 Vector Population Count Doubleword and Quadword}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>Trailing Bit Manipulation</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512gfni|}}}}} | <tr><th style="width: 100px;">AVX512F+GFNI</th><td>{{x86|GFNI|AVX-512 Galois Field New Instructions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{bmi1|}}}}} | <tr><th style="width: 100px;">BMI1</th><td>Bit Manipulation Instruction Set 1</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512vaes|}}}}} | <tr><th style="width: 100px;">AVX512F+VAES</th><td>{{x86|VAES|AVX-512 Vector AES Instructions}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{bmi2|}}}}} | <tr><th style="width: 100px;">BMI2</th><td>Bit Manipulation Instruction Set 2</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512vbmi2|}}}}} | <tr><th style="width: 100px;">AVX512_VBMI2</th><td>{{x86|AVX512_VBMI2|AVX-512 Vector Bit Manipulation Instructions 2}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{fma3|}}}}} | <tr><th style="width: 100px;">FMA3</th><td>3-Operand Fused-Multiply-Add</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512bitalg|}}}}} | <tr><th style="width: 100px;">AVX512_BITALG</th><td>{{x86|AVX512_BITALG|AVX-512 Bit Algorithms}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{fma4|}}}}} | <tr><th style="width: 100px;">FMA4</th><td>4-Operand Fused-Multiply-Add</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512vpclmulqdq|}}}}} | <tr><th style="width: 100px;">AVX512F+VPCLMULQDQ</th><td>{{x86|VPCLMULQDQ|Vector Carry-Less Multiplication of Quadwords}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{aes|}}}}} | <tr><th style="width: 100px;">AES</th><td>AES Encryption Instructions[[has feature::Advanced Encryption Standard Instruction Set Extension| ]][[has x86 advanced encryption standard instruction set extension::true| ]]</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{bfloat16|}}}}} | <tr><th style="width: 100px;">AVX512_BF16</th><td>{{x86|AVX512_BF16|AVX-512 BFloat16 Instructions}}</td></tr>}}<!-- |
| − | -->{{#if: {{istrue|{{{rdrand|}}}}} | <tr><th style="width: 100px;">RdRand</th><td>Hardware RNG</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>{{x86|ABM|Advanced Bit Manipulation}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sha|}}}}} | <tr><th style="width: 100px;">SHA</th><td>SHA Extensions</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>{{x86|TBM|Trailing Bit Manipulation}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{xop|}}}}} | <tr><th style="width: 100px;">XOP</th><td>eXtended Operations Extension</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{bmi1|}}}}} | <tr><th style="width: 100px;">BMI1</th><td>{{x86|BMI1|Bit Manipulation Instruction Set 1}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{adx|}}}}} | <tr><th style="width: 100px;">ADX</th><td>Multi-Precision Add-Carry</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{bmi2|}}}}} | <tr><th style="width: 100px;">BMI2</th><td>{{x86|BMI2|Bit Manipulation Instruction Set 2}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{clmul|}}}}} | <tr><th style="width: 100px;">CLMUL</th><td>Carry-less Multiplication Extension</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{fma3|}}}}} | <tr><th style="width: 100px;">FMA3</th><td>{{x86|FMA3|3-Operand Fused-Multiply-Add}}</td></tr> }}<!-- |
| + | -->{{#if: {{istrue|{{{fma4|}}}}} | <tr><th style="width: 100px;">FMA4</th><td>{{x86|FMA4|4-Operand Fused-Multiply-Add}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{aes|}}}}} | <tr><th style="width: 100px;">AES</th><td>{{x86|AES|AES Encryption Instructions}}[[has feature::Advanced Encryption Standard Instruction Set Extension| ]][[has x86 advanced encryption standard instruction set extension::true| ]]</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{rdrand|}}}}} | <tr><th style="width: 100px;">RdRand</th><td>{{x86|RdRand|Hardware RNG}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{sha|}}}}} | <tr><th style="width: 100px;">SHA</th><td>{{x86|SHA|SHA Extensions}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{xop|}}}}} | <tr><th style="width: 100px;">XOP</th><td>{{x86|XOP|eXtended Operations Extension}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{adx|}}}}} | <tr><th style="width: 100px;">ADX</th><td>{{x86|ADX|Multi-Precision Add-Carry}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{clmul|}}}}} | <tr><th style="width: 100px;">CLMUL</th><td>{{x86|CLMUL|Carry-less Multiplication Extension}}</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{f16c|}}}}} | <tr><th style="width: 100px;">F16C</th><td>16-bit Floating Point Conversion</td></tr> }}<!-- | -->{{#if: {{istrue|{{{f16c|}}}}} | <tr><th style="width: 100px;">F16C</th><td>16-bit Floating Point Conversion</td></tr> }}<!-- | ||
--></table> | --></table> | ||
<table class="tl1" style="font-size: 0.9em; float: left; margin-right: 10px;"><!-- | <table class="tl1" style="font-size: 0.9em; float: left; margin-right: 10px;"><!-- | ||
| − | -->{{#if: {{istrue|{{{x8616|}}}}} | <tr><th style="width: 100px;">x86-16</th><td>16-bit x86</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{x8616|}}}}} | <tr><th style="width: 100px;">x86-16</th><td>{{x86|x86-16|16-bit x86}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{x8632|}}}}} | <tr><th style="width: 100px;">x86-32</th><td>32-bit x86</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{x8632|}}}}} | <tr><th style="width: 100px;">x86-32</th><td>{{x86|x86-32|32-bit x86}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{x8664|}}}}} | <tr><th style="width: 100px;">x86-64</th><td>64-bit x86</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{x8664|}}}}} | <tr><th style="width: 100px;">x86-64</th><td>{{x86|x86-64|64-bit x86}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{real|}}}}} | <tr><th style="width: 100px;">Real</th><td>Real Mode</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{real|}}}}} | <tr><th style="width: 100px;">Real</th><td>{{x86|Real Mode}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{protected|}}}}} | <tr><th style="width: 100px;">Protected</th><td>Protected Mode</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{protected|}}}}} | <tr><th style="width: 100px;">Protected</th><td>{{x86|Protected Mode}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{smm|}}}}} | <tr><th style="width: 100px;">SMM</th><td>System Management Mode</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{smm|}}}}} | <tr><th style="width: 100px;">SMM</th><td>{{x86|System Management Mode}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{fpu|}}}}} | <tr><th style="width: 100px;">FPU</th><td>Integrated x87 FPU</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{fpu|}}}}} | <tr><th style="width: 100px;">FPU</th><td>{{x86|x87|Integrated x87 FPU}}</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{powernow|}}}}} | <tr><th style="width: 100px;">PowerNow!</th><td>PowerNow[[has feature::PowerNow!| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{powernow|}}}}} | <tr><th style="width: 100px;">PowerNow!</th><td>PowerNow[[has feature::PowerNow!| ]]</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{nx|}}}}} | <tr><th style="width: 100px;">NX</th><td>No-eXecute</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{nx|}}}}} | <tr><th style="width: 100px;">NX</th><td>{{x86|No-eXecute}}</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{ht|}}}}} | <tr><th style="width: 100px;">HT</th><td>Hyper-Threading[[has simultaneous multithreading::true| ]][[has feature::Hyper-Threading Technology| ]]</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{ht|}}}}} | <tr><th style="width: 100px;">HT</th><td>{{intel|Hyper-Threading}}[[has simultaneous multithreading::true| ]][[has feature::Hyper-Threading Technology| ]]</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{smt|}}}}} | <tr><th style="width: 100px;">SMT</th><td>Simultaneous Multithreading[[has simultaneous multithreading::true| ]]</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{smt|}}}}} | <tr><th style="width: 100px;">SMT</th><td>[[Simultaneous Multithreading]][[has simultaneous multithreading::true| ]]</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{tbt1|}}}}} | <tr><th style="width: 100px;">TBT 1.0</th><td>{{intel|Turbo Boost Technology}} 1.0 [[has feature::Turbo Boost Technology 1.0| ]][[has intel turbo boost technology 1_0::true| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{tbt1|}}}}} | <tr><th style="width: 100px;">TBT 1.0</th><td>{{intel|Turbo Boost Technology}} 1.0 [[has feature::Turbo Boost Technology 1.0| ]][[has intel turbo boost technology 1_0::true| ]]</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{tbt2|}}}}} | <tr><th style="width: 100px;">TBT 2.0</th><td>{{intel|Turbo Boost Technology}} 2.0[[has feature::Turbo Boost Technology 2.0| ]][[has intel turbo boost technology 2_0::true| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{tbt2|}}}}} | <tr><th style="width: 100px;">TBT 2.0</th><td>{{intel|Turbo Boost Technology}} 2.0[[has feature::Turbo Boost Technology 2.0| ]][[has intel turbo boost technology 2_0::true| ]]</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{tbmt3|}}}}} | <tr><th style="width: 100px;">TBMT 3.0</th><td>Turbo Boost Max Technology 3.0[[has feature::Turbo Boost Max Technology 3.0| ]][[has intel turbo boost max technology 3_0::true| ]]</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{tbmt3|}}}}} | <tr><th style="width: 100px;">TBMT 3.0</th><td>{{intel|Turbo Boost Max Technology}} 3.0[[has feature::Turbo Boost Max Technology 3.0| ]][[has intel turbo boost max technology 3_0::true| ]]</td></tr> }}<!-- |
| + | -->{{#if: {{istrue|{{{tvb|}}}}} | <tr><th style="width: 100px;">TVB</th><td>{{intel|Thermal Velocity Boost}} [[has feature::Thermal Velocity Boost| ]][[has intel thermal velocity boost::true| ]]</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{bpt|}}}}} | <tr><th style="width: 100px;">BPT</th><td>Burst Performance Technology[[has feature::Burst Performance Technology| ]][[has intel burst performance technology::true| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{bpt|}}}}} | <tr><th style="width: 100px;">BPT</th><td>Burst Performance Technology[[has feature::Burst Performance Technology| ]][[has intel burst performance technology::true| ]]</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{eist|}}}}} | <tr><th style="width: 100px;">EIST</th><td>Enhanced SpeedStep Technology[[has intel enhanced speedstep technology::true| ]][[has feature::Enhanced SpeedStep Technology| ]]</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{eist|}}}}} | <tr><th style="width: 100px;">EIST</th><td>{{intel|Enhanced SpeedStep Technology}}[[has intel enhanced speedstep technology::true| ]][[has feature::Enhanced SpeedStep Technology| ]]</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sst|}}}}} | <tr><th style="width: 100px;">SST</th><td>Speed Shift Technology</td></tr>[[has feature::Speed Shift Technology| ]][[has intel speed shift technology::true| ]] }}<!-- | + | -->{{#if: {{istrue|{{{sst|}}}}} | <tr><th style="width: 100px;">SST</th><td>{{intel|Speed Shift Technology}}</td></tr>[[has feature::Speed Shift Technology| ]][[has intel speed shift technology::true| ]] }}<!-- |
-->{{#if: {{istrue|{{{txt|}}}}} | <tr><th style="width: 100px;">TXT</th><td>Trusted Execution Technology (SMX)[[has feature::Trusted Execution Technology| ]][[has intel trusted execution technology::true| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{txt|}}}}} | <tr><th style="width: 100px;">TXT</th><td>Trusted Execution Technology (SMX)[[has feature::Trusted Execution Technology| ]][[has intel trusted execution technology::true| ]]</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{vpro|}}}}} | <tr><th style="width: 100px;">vPro</th><td>Intel vPro[[has intel vpro technology::true| ]][[has feature::Intel vPro Technology| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{vpro|}}}}} | <tr><th style="width: 100px;">vPro</th><td>Intel vPro[[has intel vpro technology::true| ]][[has feature::Intel vPro Technology| ]]</td></tr> }}<!-- | ||
| Line 74: | Line 84: | ||
-->{{#if: {{istrue|{{{amdvi|}}}}} | <tr><th style="width: 100px;">AMD-Vi</th><td>AMD-Vi (I/O MMU virtualization)</td></tr>[[has amd amd-vi technology::true| ]] }}<!-- | -->{{#if: {{istrue|{{{amdvi|}}}}} | <tr><th style="width: 100px;">AMD-Vi</th><td>AMD-Vi (I/O MMU virtualization)</td></tr>[[has amd amd-vi technology::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{amdv|}}}}} | <tr><th style="width: 100px;">AMD-V</th><td>AMD Virtualization</td></tr>[[has amd amd-v technology::true| ]] }}<!-- | -->{{#if: {{istrue|{{{amdv|}}}}} | <tr><th style="width: 100px;">AMD-V</th><td>AMD Virtualization</td></tr>[[has amd amd-v technology::true| ]] }}<!-- | ||
| − | -->{{#if: {{istrue|{{{ | + | -->{{#if: {{istrue|{{{amdsme|}}}}} | <tr><th style="width: 100px;">SME</th><td>[[x86/sme|Secure Memory Encryption]]</td></tr>[[has amd secure memory encryption technology::true| ]] }}<!-- |
| − | -->{{#if: {{istrue|{{{ | + | -->{{#if: {{istrue|{{{amdtsme|}}}}} | <tr><th style="width: 100px;">TSME</th><td>[[x86/sme#Transparent_SME|Transparent SME]]</td></tr>[[has amd transparent secure memory encryption technology::true| ]] }}<!-- |
| − | -->{{#if: {{istrue|{{{ | + | -->{{#if: {{istrue|{{{amdsev|}}}}} | <tr><th style="width: 100px;">SEV</th><td>[[x86/sme#Secure_Encrypted_Virtualization|Secure Encrypted Virtualization]]</td></tr>[[has amd secure encrypted virtualization technology::true| ]] }}<!-- |
| − | -->{{#if: {{istrue|{{{ept|}}}}} | <tr><th style="width: 100px;">EPT</th><td>Extended Page Tables ([[Second Level Address Translation|SLAT]])</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{ept|}}}}} | <tr><th style="width: 100px;">EPT</th><td>[[has feature::Extended Page Tables| ]][[has extended page tables support::true| ]]Extended Page Tables ([[has second level address translation support::true| ]][[Second Level Address Translation|SLAT]])</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{rvi|}}}}} | <tr><th style="width: 100px;">RVI</th><td>Rapid Virtualization Indexing ([[Second Level Address Translation|SLAT]])</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{rvi|}}}}} | <tr><th style="width: 100px;">RVI</th><td>Rapid Virtualization Indexing ([[has second level address translation support::true| ]][[Second Level Address Translation|SLAT]])</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{tsx|}}}}} | <tr><th style="width: 100px;">TSX</th><td>Transactional Synchronization Extensions[[has feature::Transactional Synchronization Extensions| ]][[has transactional synchronization extensions::true| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{tsx|}}}}} | <tr><th style="width: 100px;">TSX</th><td>Transactional Synchronization Extensions[[has feature::Transactional Synchronization Extensions| ]][[has transactional synchronization extensions::true| ]]</td></tr> }}<!-- | ||
| − | -->{{#if: {{istrue|{{{mpx|}}}}} | <tr><th style="width: 100px;">MPX</th><td>Memory Protection Extensions</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{mpx|}}}}} | <tr><th style="width: 100px;">MPX</th><td>[[x86/has memory protection extensions::true| ]][[has feature::Memory Protection Extensions| ]]Memory Protection Extensions</td></tr> }}<!-- |
| − | -->{{#if: {{istrue|{{{sgx|}}}}} | <tr><th style="width: 100px;">SGX</th><td>Software Guard Extensions</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{sgx|}}}}} | <tr><th style="width: 100px;">SGX</th><td>[[x86/has software guard extensions::true| ]][[has feature::Software Guard Extensions]]</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{securekey|}}}}} | <tr><th style="width: 100px;">Secure Key</th><td>Secure Key Technology</td></tr>[[has feature::Secure Key Technology| ]][[has intel secure key technology::true| ]] }}<!-- | -->{{#if: {{istrue|{{{securekey|}}}}} | <tr><th style="width: 100px;">Secure Key</th><td>Secure Key Technology</td></tr>[[has feature::Secure Key Technology| ]][[has intel secure key technology::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{osguard|}}}}} | <tr><th style="width: 100px;">SMEP</th><td>OS Guard Technology</td></tr>[[has feature::OS Guard| ]][[has intel supervisor mode execution protection::true| ]] }}<!-- | -->{{#if: {{istrue|{{{osguard|}}}}} | <tr><th style="width: 100px;">SMEP</th><td>OS Guard Technology</td></tr>[[has feature::OS Guard| ]][[has intel supervisor mode execution protection::true| ]] }}<!-- | ||
| Line 97: | Line 107: | ||
-->{{#if: {{istrue|{{{mwt|}}}}} | <tr><th style="width: 100px;">MWT</th><td>My WiFi Technology</td></tr>[[has feature::My WiFi Technology| ]][[has intel my wifi technology support::true| ]] }}<!-- | -->{{#if: {{istrue|{{{mwt|}}}}} | <tr><th style="width: 100px;">MWT</th><td>My WiFi Technology</td></tr>[[has feature::My WiFi Technology| ]][[has intel my wifi technology support::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{sipp|}}}}} | <tr><th style="width: 100px;">SIPP</th><td>Stable Image Platform Program</td></tr>[[has feature::Stable Image Platform Program| ]][[has intel stable image platform program support::true| ]] }}<!-- | -->{{#if: {{istrue|{{{sipp|}}}}} | <tr><th style="width: 100px;">SIPP</th><td>Stable Image Platform Program</td></tr>[[has feature::Stable Image Platform Program| ]][[has intel stable image platform program support::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{dlboost|}}}}} | <tr><th style="width: 100px;">DL Boost</th><td>{{intel|dl boost|Deep Learning Boost}}</td></tr>[[has feature::Deep Learning Boost| ]][[has intel deep learning boost::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{att|}}}}} | <tr><th style="width: 100px;">ATT</th><td>Anti-Theft Technology</td></tr> }}<!-- | -->{{#if: {{istrue|{{{att|}}}}} | <tr><th style="width: 100px;">ATT</th><td>Anti-Theft Technology</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{ipt|}}}}} | <tr><th style="width: 100px;">IPT</th><td>Identity Protection Technology</td></tr>[[has feature::Identity Protection Technology| ]][[has intel identity protection technology support::true| ]] }}<!-- | -->{{#if: {{istrue|{{{ipt|}}}}} | <tr><th style="width: 100px;">IPT</th><td>Identity Protection Technology</td></tr>[[has feature::Identity Protection Technology| ]][[has intel identity protection technology support::true| ]] }}<!-- | ||
-->{{#if: {{istrue|{{{smartmp|}}}}} | <tr><th style="width: 100px;">SmartMP</th><td>SmartMP Technology[[has feature::SmartMP Technology| ]][[has amd smartmp technology::true| ]][[has multiprocessing support::true| ]]</td></tr> }}<!-- | -->{{#if: {{istrue|{{{smartmp|}}}}} | <tr><th style="width: 100px;">SmartMP</th><td>SmartMP Technology[[has feature::SmartMP Technology| ]][[has amd smartmp technology::true| ]][[has multiprocessing support::true| ]]</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{sensemi|}}}}} | <tr><th style="width: 100px;">SenseMI</th><td>SenseMI Technology</td></tr>[[has feature::SenseMI Technology| ]][[has amd sensemi technology::true| ]] }}<!-- | -->{{#if: {{istrue|{{{sensemi|}}}}} | <tr><th style="width: 100px;">SenseMI</th><td>SenseMI Technology</td></tr>[[has feature::SenseMI Technology| ]][[has amd sensemi technology::true| ]] }}<!-- | ||
| − | -->{{#if: {{istrue|{{{xfr|}}}}} | <tr><th style="width: 100px;">XFR</th><td>Extended Frequency Range</td></tr>[[has feature::Extended Frequency Range| ]][[has amd extended frequency range::true| ]] }}<!-- | + | -->{{#if: {{istrue|{{{xfr|}}}}} | <tr><th style="width: 100px;">XFR</th><td>{{amd|Extended Frequency Range}}</td></tr>[[has feature::Extended Frequency Range| ]][[has amd extended frequency range::true| ]] }}<!-- |
| + | -->{{#if: {{istrue|{{{xfr2|}}}}} | <tr><th style="width: 100px;">XFR 2</th><td>{{amd|Extended Frequency Range|Extended Frequency Range 2}}</td></tr>[[has feature::Extended Frequency Range 2| ]][[has amd extended frequency range 2::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{mxfr|}}}}} | <tr><th style="width: 100px;">mXFR</th><td>{{amd|Mobile XFR}}</td></tr>[[has feature::Mobile Extended Frequency Range| ]][[has amd mobile extended frequency range::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{amdpb|}}}}} | <tr><th style="width: 100px;">Boost</th><td>{{amd|Precision Boost}}</td></tr>[[has feature::Precision Boost| ]][[has amd precision boost::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{amdpb2|}}}}} | <tr><th style="width: 100px;">Boost 2</th><td>{{amd|Precision Boost 2}}</td></tr>[[has feature::Precision Boost 2| ]][[has amd precision boost 2::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{amdpbod|}}}}} | <tr><th style="width: 100px;">PBO</th><td>{{amd|Precision Boost Overdrive}}</td></tr>[[has feature::Precision Boost Overdrive| ]][[has amd precision boost overdrive::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{intqat|}}}}} | <tr><th style="width: 100px;">QAT</th><td>Integrated {{intel|QuickAssist Technology}}</td></tr>[[has feature::Integrated QuickAssist Technology| ]][[has integrated intel quickassist technology::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{tme|}}}}} | <tr><th style="width: 100px;">TME</th><td>{{x86|Total Memory Encryption}}</td></tr>[[has feature::Total Memory Encryption| ]][[has total memory encryption::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{mktme|}}}}} | <tr><th style="width: 100px;">MKTME</th><td>{{x86|Multi-Key Total Memory Encryption}}</td></tr>[[has feature::Multi-Key Total Memory Encryption| ]][[has multi-key total memory encryption::true| ]] }}<!-- | ||
--></table> | --></table> | ||
</td> | </td> | ||
Latest revision as of 16:18, 15 March 2023
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||