From WikiChip
Difference between revisions of "intel/core i5/i5-6500t"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(3 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i5-6500T}} | {{intel title|Core i5-6500T}} | ||
− | {{ | + | {{chip |
|name=Core i5-6500T | |name=Core i5-6500T | ||
|image=skylake (fclga1151).png | |image=skylake (fclga1151).png | ||
Line 46: | Line 46: | ||
|package module 1={{packages/intel/fclga-1151}} | |package module 1={{packages/intel/fclga-1151}} | ||
}} | }} | ||
− | + | '''Core i5-6500T''' is a [[quad-core]] {{arch|64}} [[x86]] mid-range performance desktop microprocessor introduced by [[Intel]] in late 2015. This processor, which is based on the {{intel|Skylake|l=arch}} microarchitecture and is fabricated on a [[14 nm process]], has a base frequency of 2.5 GHz and a {{intel|turbo boost}} of up 3.1 GHz with a TDP of 35 W. The i5-6500T incorporates the {{intel|HD Graphics 530}} [[IGP]] operating at 350 MHz and a turbo frequency of 1.1 GHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 memory. | |
== Cache == | == Cache == | ||
Line 157: | Line 157: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 172: | Line 172: | ||
|f16c=Yes | |f16c=Yes | ||
|tbt1=No | |tbt1=No | ||
− | |tbt2= | + | |tbt2=Yes |
|tbmt3=No | |tbmt3=No | ||
|bpt=No | |bpt=No | ||
Line 182: | Line 182: | ||
|sba=No | |sba=No | ||
|mwt=No | |mwt=No | ||
− | |sipp= | + | |sipp=Yes |
|att=No | |att=No | ||
− | |ipt= | + | |ipt=Yes |
− | |tsx= | + | |tsx=Yes |
− | |txt= | + | |txt=Yes |
|ht=No | |ht=No | ||
− | |vpro= | + | |vpro=Yes |
|vtx=Yes | |vtx=Yes | ||
|vtd=Yes | |vtd=Yes | ||
|ept=Yes | |ept=Yes | ||
− | |mpx= | + | |mpx=Yes |
|sgx=Yes | |sgx=Yes | ||
|securekey=Yes | |securekey=Yes | ||
− | |osguard= | + | |osguard=Yes |
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No |
Latest revision as of 16:20, 13 December 2017
Edit Values | ||||||||||||
Core i5-6500T | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i5-6500T | |||||||||||
Market | Desktop | |||||||||||
Introduction | September 1, 2015 (announced) September 27, 2015 (launched) | |||||||||||
Release Price | $192 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i5 | |||||||||||
Series | i5-6000 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 2,500 MHz | |||||||||||
Turbo Frequency | 3,100 MHz (1 core), 3,000 MHz (2 cores), 2,900 MHz (3 cores), 2,800 MHz (4 cores) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 25 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Skylake | |||||||||||
Chipset | Sunrise Point | |||||||||||
Core Name | Skylake S | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 94 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 122 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 4 | |||||||||||
Threads | 4 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
Vcore | 0.55 V-1.52 V | |||||||||||
TDP | 35 W | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Tstorage | -25 °C – 125 °C | |||||||||||
Packaging | ||||||||||||
|
Core i5-6500T is a quad-core 64-bit x86 mid-range performance desktop microprocessor introduced by Intel in late 2015. This processor, which is based on the Skylake microarchitecture and is fabricated on a 14 nm process, has a base frequency of 2.5 GHz and a turbo boost of up 3.1 GHz with a TDP of 35 W. The i5-6500T incorporates the HD Graphics 530 IGP operating at 350 MHz and a turbo frequency of 1.1 GHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 memory.
Cache[edit]
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
VP9 | ✘ | 0 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Facts about "Core i5-6500T - Intel"
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 6 MiB (6,144 KiB, 6,291,456 B, 0.00586 GiB) + |