From WikiChip
Difference between revisions of "intel/xeon e3/e3-1558l v5"
< intel

m (Bot: moving all {{mpu}} to {{chip}})
 
(13 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E3-1558L v5}}
 
{{intel title|Xeon E3-1558L v5}}
−
{{mpu
+
{{chip
 
|name=Xeon E3-1558L v5
 
|name=Xeon E3-1558L v5
−
|image=skylake h (front).png
+
|no image=Yes
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
Line 32: Line 32:
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
−
|die area=122 mm²
+
|mcp=Yes
 +
|die count=2
 
|word size=64 bit
 
|word size=64 bit
 
|core count=4
 
|core count=4
Line 47: Line 48:
 
|package module 1={{packages/intel/fcbga-1440}}
 
|package module 1={{packages/intel/fcbga-1440}}
 
}}
 
}}
−
'''Xeon E3-1558L v5''' is a {{arch|64}} [[quad-core]] [[x86]] mobile workstation microprocessor introduced by [[Intel]] in early-[[2016]]. This processor, which is based on the {{intel|Skylake|l=arch}} microarchitecture, is manufactured on Intel's [[14 nm process]]. The E3-1558L v5 operates at 1.9 GHz with a TDP of 45 W and with a {{intel|Turbo Boost}} frequency of 3.3 GHz for a single active core. This MPU supports up to 64 GiB of dual-channel ECC DDR4-2133 memory and incorporates Intel's {{intel|Iris Pro Graphics P555}} [[IGP]] operating at 650 MHz with a burst frequency of 1 GHz.
+
'''Xeon E3-1558L v5''' is a {{arch|64}} [[quad-core]] [[x86]] high-end performance mobile workstation [[microprocessor]] introduced by [[Intel]] in early 2016. The E3-1558L v5, which is based on the {{intel|Skylake|l=arch}} microarchitecture and is fabricated on a [[14 nm process]], has a base frequency of 1.9 GHz and a {{intel|turbo boost}} frequency of up to 3.3 GHz with a TDP of 45 W. This processor incorporates the {{intel|Iris Pro Graphics P555}} [[integrated graphics]] operating at 650 MHz with a turbo frequency of 1 GHz and incorporating 128 MiB of [[eDRAM]] on-package. This model supports 64 GiB of dual-channel DDR4-2133 ECC memory.
 +
 
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
Line 66: Line 68:
 
|l3 break=4x2 MiB
 
|l3 break=4x2 MiB
 
|l3 policy=write-back
 
|l3 policy=write-back
 +
|l4 cache=128 MiB
 +
}}
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR3-1866
 +
|type 2=DDR3L-1600
 +
|type 3=DDR4-2133
 +
|ecc=Yes
 +
|max mem=64 GiB
 +
|controllers=1
 +
|channels=2
 +
|max bandwidth=31.79 GiB/s
 +
|bandwidth schan=15.89 GiB/s
 +
|bandwidth dchan=31.79 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 16
 +
| pcie config        = 1x16
 +
| pcie config 2      = 2x8
 +
| pcie config 3      = 1x8+2x4
 +
}}
 +
 +
== Graphics ==
 +
This integrated graphics includes an additional 128 MiB of eDRAM on-chip.
 +
{{integrated graphics
 +
| gpu                = Iris Pro Graphics P555
 +
| device id          = 0x192D
 +
| designer            = Intel
 +
| execution units    = 48
 +
| max displays        = 3
 +
| max memory          = 64 GiB
 +
| frequency          = 650 MHz
 +
| max frequency      = 1,000 MHz
 +
 +
| output crt          =
 +
| output sdvo        =
 +
| output dsi          =
 +
| output edp          = Yes
 +
| output dp          = Yes
 +
| output hdmi        = Yes
 +
| output vga          =
 +
| output dvi          = Yes
 +
 +
| directx ver        = 12
 +
| opengl ver        = 4.4
 +
| opencl ver        = 2.0
 +
| hdmi ver          = 1.4a
 +
| dp ver            = 1.2
 +
| edp ver            = 1.3
 +
| max res hdmi      = 4096x2304
 +
| max res hdmi freq  = 24 Hz
 +
| max res dp        = 4096x2304
 +
| max res dp freq    = 60 Hz
 +
| max res edp        = 4096x2304
 +
| max res edp freq  = 60 Hz
 +
| max res vga        =
 +
| max res vga freq  =
 +
 +
| features            = Yes
 +
| intel quick sync    = Yes
 +
| intel intru 3d      = Yes
 +
| intel insider        =
 +
| intel widi          =
 +
| intel fdi            =
 +
| intel clear video    = Yes
 +
| intel clear video hd = Yes
 +
}}
 +
{{skylake hardware accelerated video table|col=1}}
 +
 +
== Features ==
 +
{{x86 features
 +
|real=Yes
 +
|protected=Yes
 +
|smm=Yes
 +
|fpu=Yes
 +
|x8616=Yes
 +
|x8632=Yes
 +
|x8664=Yes
 +
|nx=Yes
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=No
 +
|avx=Yes
 +
|avx2=Yes
 +
 +
|abm=Yes
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=Yes
 +
|sha=No
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|tbt1=No
 +
|tbt2=Yes
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=Yes
 +
|txt=Yes
 +
|ht=Yes
 +
|vpro=Yes
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=Yes
 +
|sgx=Yes
 +
|securekey=Yes
 +
|osguard=Yes
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 
}}
 
}}

Latest revision as of 15:27, 13 December 2017

Edit Values
Xeon E3-1558L v5
General Info
DesignerIntel
ManufacturerIntel
Model NumberE3-1558L v5
S-SpecSR2TU
MarketEmbedded
IntroductionMay 31, 2016 (announced)
May 31, 2016 (launched)
Release Price$396.00
ShopAmazon
General Specs
FamilyXeon E3
SeriesE3-1500 v5
LockedYes
Frequency1,900 MHz
Turbo Frequency3,300 MHz (1 core),
3,200 MHz (2 cores),
3,100 MHz (3 cores),
3,100 MHz (4 cores)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier19
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake
Core NameSkylake H
Core Family6
Core Model94
Core SteppingN0
Process14 nm
TechnologyCMOS
MCPYes (2 dies)
Word Size64 bit
Cores4
Threads8
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore0.55 V-1.52 V
TDP45 W
Tjunction0 °C – 100 °C
Tstorage-25 °C – 125 °C
Packaging
PackageFCBGA-1440 (BGA)
Dimension42 mm x 28 mm x 1.49 mm
Pitch0.65 mm
Ball Count1440
Ball CompSAC405
InterconnectBGA-1440

Xeon E3-1558L v5 is a 64-bit quad-core x86 high-end performance mobile workstation microprocessor introduced by Intel in early 2016. The E3-1558L v5, which is based on the Skylake microarchitecture and is fabricated on a 14 nm process, has a base frequency of 1.9 GHz and a turbo boost frequency of up to 3.3 GHz with a TDP of 45 W. This processor incorporates the Iris Pro Graphics P555 integrated graphics operating at 650 MHz with a turbo frequency of 1 GHz and incorporating 128 MiB of eDRAM on-package. This model supports 64 GiB of dual-channel DDR4-2133 ECC memory.

Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB4-way set associativewrite-back
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  4x2 MiB write-back
L4$128 MiB
131,072 KiB
134,217,728 B
0.125 GiB
     

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR3-1866, DDR3L-1600, DDR4-2133
Supports ECCYes
Max Mem64 GiB
Controllers1
Channels2
Max Bandwidth31.79 GiB/s
32,552.96 MiB/s
34.134 GB/s
34,134.253 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Single 15.89 GiB/s
Double 31.79 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes16
Configs1x16, 2x8, 1x8+2x4


Graphics[edit]

This integrated graphics includes an additional 128 MiB of eDRAM on-chip.

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUIris Pro Graphics P555
DesignerIntelDevice ID0x192D
Execution Units48Max Displays3
Max Memory64 GiB
65,536 MiB
67,108,864 KiB
68,719,476,736 B
Frequency650 MHz
0.65 GHz
650,000 KHz
Burst Frequency1,000 MHz
1 GHz
1,000,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @24 Hz
DP4096x2304 @60 Hz
eDP4096x2304 @60 Hz
Standards
DirectX12
OpenGL4.4
OpenCL2.0
DP1.2
eDP1.3
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video
Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e3/e3-1558l_v5&oldid=70965"
Facts about "Xeon E3-1558L v5 - Intel"
RDF feed
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description4-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +