From WikiChip
Difference between revisions of "intel/core i3/i3-6100"
(→Cache) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(5 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i3-6100}} | {{intel title|Core i3-6100}} | ||
− | {{ | + | {{chip |
|name=Core i3-6100 | |name=Core i3-6100 | ||
|no image=Yes | |no image=Yes | ||
+ | |image=skylake (fclga1151).png | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
Line 19: | Line 20: | ||
|frequency=3,700 MHz | |frequency=3,700 MHz | ||
|bus type=DMI 3.0 | |bus type=DMI 3.0 | ||
+ | |bus links=4 | ||
|bus rate=8 GT/s | |bus rate=8 GT/s | ||
|clock multiplier=37 | |clock multiplier=37 | ||
Line 24: | Line 26: | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Skylake | |microarch=Skylake | ||
+ | |chipset=Sunrise Point | ||
|core name=Skylake S | |core name=Skylake S | ||
|core family=6 | |core family=6 | ||
+ | |core model=94 | ||
|core stepping=S0 | |core stepping=S0 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
+ | |die area=98.57 mm² | ||
+ | |die length=10.3 mm | ||
+ | |die width=9.57 mm | ||
|word size=64 bit | |word size=64 bit | ||
|core count=2 | |core count=2 | ||
Line 34: | Line 41: | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=64 GiB | |max memory=64 GiB | ||
+ | |v core min=0.55 V | ||
+ | |v core max=1.52 V | ||
|tdp=51 W | |tdp=51 W | ||
|temp min=0 °C | |temp min=0 °C | ||
|temp max=100 °C | |temp max=100 °C | ||
+ | |tjunc min=0 °C | ||
+ | |tjunc max=100 °C | ||
+ | |tstorage min=-25 °C | ||
+ | |tstorage max=125 °C | ||
|package module 1={{packages/intel/fclga-1151}} | |package module 1={{packages/intel/fclga-1151}} | ||
}} | }} | ||
− | '''Core i3-6100''' is a {{arch|64}} [[ | + | '''Core i3-6100''' is a [[dual-core]] {{arch|64}} [[x86]] entry-level performance desktop microprocessor introduced by [[Intel]] in late 2015. This processor, which is based on the {{intel|Skylake|l=arch}} microarchitecture and is fabricated on a [[14 nm process]], has a base frequency of 3.7 GHz with a TDP of 51 W. The i3-6100 incorporates the {{intel|HD Graphics 530}} [[IGP]] operating at 350 MHz and a turbo frequency of 1.05 GHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 ECC memory. |
== Cache == | == Cache == | ||
Line 59: | Line 72: | ||
|l3 break=2x1.5 MiB | |l3 break=2x1.5 MiB | ||
|l3 policy=write-back | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR3L-1600 | ||
+ | |type 2=DDR4-2133 | ||
+ | |ecc=Yes | ||
+ | |max mem=64 GiB | ||
+ | |controllers=1 | ||
+ | |channels=2 | ||
+ | |max bandwidth=31.79 GiB/s | ||
+ | |bandwidth schan=15.89 GiB/s | ||
+ | |bandwidth dchan=31.79 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 16 | ||
+ | | pcie config = 1x16 | ||
+ | | pcie config 2 = 2x8 | ||
+ | | pcie config 3 = 1x8+2x4 | ||
}} | }} | ||
== Graphics == | == Graphics == | ||
− | {{integrated | + | {{integrated graphics |
− | | gpu | + | | gpu = HD Graphics 530 |
− | | device id | + | | device id = 0x1912 |
− | | displays | + | | designer = Intel |
− | | frequency | + | | execution units = 24 |
− | | max frequency | + | | max displays = 3 |
− | | | + | | max memory = 64 GiB |
− | | output edp | + | | frequency = 350 MHz |
− | | output dp | + | | max frequency = 1,050 MHz |
− | | output hdmi | + | |
− | | output vga | + | | output crt = |
− | | output dvi | + | | output sdvo = |
+ | | output dsi = | ||
+ | | output edp = Yes | ||
+ | | output dp = Yes | ||
+ | | output hdmi = Yes | ||
+ | | output vga = | ||
+ | | output dvi = Yes | ||
+ | |||
| directx ver = 12 | | directx ver = 12 | ||
| opengl ver = 4.4 | | opengl ver = 4.4 | ||
Line 89: | Line 131: | ||
| max res vga freq = | | max res vga freq = | ||
− | | intel quick sync | + | | features = Yes |
− | | intel intru 3d | + | | intel quick sync = Yes |
− | | intel insider | + | | intel intru 3d = Yes |
− | | intel widi | + | | intel insider = |
− | | intel fdi | + | | intel widi = |
− | | intel clear video | + | | intel fdi = |
+ | | intel clear video = Yes | ||
+ | | intel clear video hd = Yes | ||
}} | }} | ||
+ | {{skylake hardware accelerated video table|col=1}} | ||
− | == | + | == Features == |
− | {{ | + | {{x86 features |
− | | | + | |real=Yes |
− | | | + | |protected=Yes |
− | | | + | |smm=Yes |
− | | | + | |fpu=Yes |
− | | | + | |x8616=Yes |
− | | | + | |x8632=Yes |
− | | | + | |x8664=Yes |
− | | | + | |nx=Yes |
− | | | + | |mmx=Yes |
− | | | + | |emmx=Yes |
− | | | + | |sse=Yes |
− | | | + | |sse2=Yes |
− | | | + | |sse3=Yes |
− | + | |ssse3=Yes | |
− | + | |sse41=Yes | |
− | + | |sse42=Yes | |
− | + | |sse4a=No | |
− | | | + | |avx=Yes |
− | | | + | |avx2=Yes |
− | | | ||
− | | | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | == | + | |abm=Yes |
− | + | |tbm=No | |
− | | | + | |bmi1=Yes |
− | | | + | |bmi2=Yes |
− | | | + | |fma3=Yes |
− | | | + | |fma4=No |
− | | | + | |aes=Yes |
− | | | + | |rdrand=Yes |
− | | tbt1 | + | |sha=No |
− | | tbt2 | + | |xop=No |
− | | bpt | + | |adx=Yes |
− | | | + | |clmul=Yes |
− | | | + | |f16c=Yes |
− | | | + | |tbt1=No |
− | | | + | |tbt2=No |
− | | | + | |tbmt3=No |
− | | | + | |bpt=No |
− | | | + | |eist=Yes |
− | | | + | |sst=No |
− | | | + | |flex=No |
− | | | + | |fastmem=No |
− | | | + | |isrt=No |
− | | | + | |sba=No |
− | | | + | |mwt=No |
− | | | + | |sipp=No |
− | | | + | |att=No |
− | | | + | |ipt=Yes |
− | | | + | |tsx=No |
− | | | + | |txt=No |
− | | | + | |ht=Yes |
− | | | + | |vpro=No |
− | | | + | |vtx=Yes |
− | | | + | |vtd=Yes |
− | | | + | |ept=Yes |
− | | | + | |mpx=Yes |
− | | | + | |sgx=Yes |
− | | | + | |securekey=Yes |
+ | |osguard=Yes | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
}} | }} |
Latest revision as of 15:17, 13 December 2017
Edit Values | ||||||||||||
Core i3-6100 | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i3-6100 | |||||||||||
Part Number | CM8066201927202, BX80662I36100, BXC80662I36100 | |||||||||||
S-Spec | SR2HG | |||||||||||
Market | Desktop | |||||||||||
Introduction | September 1, 2015 (announced) September 27, 2015 (launched) | |||||||||||
Release Price | $117 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i3 | |||||||||||
Series | i3-6000 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 3,700 MHz | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 37 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Skylake | |||||||||||
Chipset | Sunrise Point | |||||||||||
Core Name | Skylake S | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 94 | |||||||||||
Core Stepping | S0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 98.57 mm² 10.3 mm × 9.57 mm | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 2 | |||||||||||
Threads | 4 | |||||||||||
Max Memory | 64 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
Vcore | 0.55 V-1.52 V | |||||||||||
TDP | 51 W | |||||||||||
OP Temperature | 0 °C – 100 °C | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Tstorage | -25 °C – 125 °C | |||||||||||
Packaging | ||||||||||||
|
Core i3-6100 is a dual-core 64-bit x86 entry-level performance desktop microprocessor introduced by Intel in late 2015. This processor, which is based on the Skylake microarchitecture and is fabricated on a 14 nm process, has a base frequency of 3.7 GHz with a TDP of 51 W. The i3-6100 incorporates the HD Graphics 530 IGP operating at 350 MHz and a turbo frequency of 1.05 GHz. This chip supports up to 64 GiB of dual-channel DDR4-2133 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, SHP, MHP | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High | 3840x3840 | |||
VP8 | Unified | Unified | - | 0 | Unified | 1080p | |
VP9 | ✘ | 0 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Facts about "Core i3-6100 - Intel"
device id | 0x1912 + |
has feature | integrated gpu + |
integrated gpu | Intel HD Graphics 530 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu max frequency | 1,050 MHz (1.05 GHz, 1,050,000 KHz) + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | shared + |
l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |