Difference between revisions of "intel/xeon e5/e5-2699 v4"

	Edit Values
	Xeon E5-2699 v4
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	E5-2699 v4
Part Number	CM8066002022506
S-Spec	SR2JS; QK10 (QS), QK7J (QS)
Market	Server
Introduction	June 20, 2016 (announced); June 20, 2016 (launched)
Release Price	$4115.00
Shop	Amazon
	General Specs
Family	Xeon E5
Series	E5-2000
Locked	Yes
Frequency	2,200 MHz
Turbo Frequency	Yes
Turbo Frequency	3,600 MHz (1 core),; 3,600 MHz (2 cores),; 3,400 MHz (3 cores),; 3,300 MHz (4 cores),; 3,200 MHz (5 cores),; 3,100 MHz (6 cores),; 3,000 MHz (7 cores),; 2,900 MHz (8 cores),; 2,800 MHz (9 cores),; 2,800 MHz (10 cores),; 2,800 MHz (11 cores),; 2,800 MHz (12 cores),; 2,800 MHz (13 cores),; 2,800 MHz (14 cores),; 2,800 MHz (15 cores),; 2,800 MHz (16 cores),; 2,800 MHz (17 cores),; 2,800 MHz (18 cores),; 2,800 MHz (19 cores),; 2,800 MHz (20 cores),; 2,800 MHz (21 cores),; 2,800 MHz (22 cores)
Bus type	QPI
Bus speed	4,800 MHz
Bus rate	2 × 9.6 GT/s
Clock multiplier	22
CPUID	406F1
	Microarchitecture
Microarchitecture	Broadwell
Platform	Grantley EP 2S
Chipset	C610 Series
Core Name	Broadwell EP
Core Family	6
Core Model	4F
Core Stepping	B0
Process	14 nm
Transistors	7,200,000,000
Technology	CMOS
Die	456.12 mm²
Word Size	64 bit
Cores	22
Threads	44
Max Memory	1,536 GiB
	Multiprocessing
Max SMP	2-Way (Multiprocessor)
	Electrical
Vcore	1.82 V
VI/O	1.2 V ± 3%
TDP	145 W
Tcase	0 °C – 79 °C
Tstorage	-25 °C – 125 °C

Latest revision as of 13:28, 28 July 2023

The Xeon E5-2699 v4 is a 64-bit docosa-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.2 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache

Cache Info [Edit Values]
L1I$	704 KiB 720,896 B 0.688 MiB	22x32 KiB 8-way set associative (per core, write-back)
L1D$	704 KiB 720,896 B 0.688 MiB	22x32 KiB 8-way set associative (per core, write-back)
L2$	5.5 MiB 5,632 KiB 5,767,168 B 0.00537 GiB	22x256 KiB 8-way set associative (per core, write-back)
L3$	55 MiB 56,320 KiB 57,671,680 B 0.0537 GiB	22x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type	DDR4-2400
Controllers	2
Channels	4
ECC Support	Yes
Max bandwidth	71.53 GiB/s
Bandwidth (single)	17.88 GiB/s
Bandwidth (dual)	35.76 GiB/s
Max memory	1,536 GiB
Physical Address Extensions	46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.0
Max Lanes	40
Configs	x4, x16

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
F16C	16-bit Floating Point Conversion

NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions

Benchmarks[edit]

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2016-10-16 23:43:00-0400
Chips: 2, Cores: 44, Threads: 44

Vendor: HPE
System: ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)

SPECspeed2017_fp_base: 6.16

SPECspeed2017_fp_peak: 7.61

Test: SPEC CPU2017
Tested: 2016-12-09 02:21:01-0500
Chips: 2, Cores: 44, Threads: 44

Vendor: HPE
System: ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)

SPECspeed2017_int_base: 5.8

SPECspeed2017_int_peak: 6.43

@@ Line 1: / Line 1: @@
 {{intel title|Xeon E5-2699 v4}}
-{{mpu
+{{chip
 | name                = Xeon E5-2699 v4
 | no image            = Yes
@@ Line 133: / Line 133: @@
 {{integrated memory controller
 | type               = DDR4-2400
-| controllers        = 1
+| controllers        = 2
 | channels           = 4
 | ecc support        = Yes
@@ Line 144: / Line 144: @@
 == Expansions ==
-{{mpu expansions
+{{expansions
 | pcie revision      = 3.0
 | pcie lanes         = 40
@@ Line 153: / Line 153: @@
 == Features ==
-{{mpu features
+{{x86 features
 | em64t       = Yes
 | nx          = Yes
@@ Line 195: / Line 195: @@
 {{benchmarks main
 |
-{{benchmark entry
+{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00024.html|test_timestamp=2016-10-16 23:43:00-0400|chip_count=2|core_count=44|thread_count=44|vendor=HPE|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)|SPECspeed2017_fp_base=6.16|SPECspeed2017_fp_peak=7.61}}
-|type=spec
+{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00025.html|test_timestamp=2016-12-09 02:21:01-0500|chip_count=2|core_count=44|thread_count=44|vendor=HPE|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)|SPECspeed2017_int_base=5.8|SPECspeed2017_int_peak=6.43}}
-|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00024.html
-|test_timestamp=2016-10-16 23:43:00-0400
-|vendor=HPE
-|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)
-|SPECspeed2017_fp_base=6.16
-|SPECspeed2017_fp_peak=7.61
-}}
-{{benchmark entry
-|type=spec
-|test_link=https://www.spec.org/cpu2017/results/res2017q2/cpu2017-20161026-00025.html
-|test_timestamp=2016-12-09 02:21:01-0500
-|vendor=HPE
-|system=ProLiant ML350 Gen9 (2.20 GHz, Intel Xeon E5-2699 v4)
-|SPECspeed2017_int_base=5.80
-|SPECspeed2017_int_peak=6.43
-}}
 }}

l1d$ description	8-way set associative +
l1d$ size	704 KiB (720,896 B, 0.688 MiB) +
l1i$ description	8-way set associative +
l1i$ size	704 KiB (720,896 B, 0.688 MiB) +
l2$ description	8-way set associative +
l2$ size	5.5 MiB (5,632 KiB, 5,767,168 B, 0.00537 GiB) +
l3$ description	20-way set associative +
l3$ size	55 MiB (56,320 KiB, 57,671,680 B, 0.0537 GiB) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas