From WikiChip
Difference between revisions of "intel/xeon e5/e5-2689 v4"
< intel‎ | xeon e5

m (Bot: corrected param)
m (Bot: moving all {{mpu}} to {{chip}})
 
(2 intermediate revisions by the same user not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2689 v4}}
 
{{intel title|Xeon E5-2689 v4}}
−
{{mpu
+
{{chip
 
| name                = Xeon E5-2689 v4
 
| name                = Xeon E5-2689 v4
 
| no image            = Yes
 
| no image            = Yes
Line 133: Line 133:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie lanes        = 40
Line 142: Line 142:
  
 
== Features ==  
 
== Features ==  
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes

Latest revision as of 15:28, 13 December 2017

Edit Values
Xeon E5-2689 v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2689 v4
Part NumberCM8066002648200
S-SpecSR2T7
QK7Z (QS)
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$2723
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency3,100 MHz
Turbo FrequencyYes
Turbo Frequency3,800 MHz (1 core),
3,800 MHz (2 cores),
3,700 MHz (3 cores),
3,700 MHz (4 cores),
3,700 MHz (5 cores),
3,700 MHz (6 cores),
3,700 MHz (7 cores),
3,700 MHz (8 cores),
3,700 MHz (9 cores),
3,700 MHz (10 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier31
CPUID406F1
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingB0
Process14 nm
Transistors3,200,000,000
TechnologyCMOS
Die246.24 mm²
Word Size64 bit
Cores10
Threads20
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP165 W
Tcase0 °C – 52 °C
Tstorage-25 °C – 125 °C

The Xeon E5-2689 v4 is a 64-bit deca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for standard 2S environments. Operating at 3.1 GHz with a turbo boost frequency of 3.8 GHz for a single active core, this MPU has a TDP of 165 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 320 KiB
327,680 B
0.313 MiB
10x32 KiB 8-way set associative (per core, write-back)
L1D$ 320 KiB
327,680 B
0.313 MiB
10x32 KiB 8-way set associative (per core, write-back)
L2$ 2.5 MiB
2,560 KiB
2,621,440 B
0.00244 GiB
10x256 KiB 8-way set associative (per core, write-back)
L3$ 25 MiB
25,600 KiB
26,214,400 B
0.0244 GiB
10x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2689_v4&oldid=71004"
Facts about "Xeon E5-2689 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size320 KiB (327,680 B, 0.313 MiB) +
l1i$ description8-way set associative +
l1i$ size320 KiB (327,680 B, 0.313 MiB) +
l2$ description8-way set associative +
l2$ size2.5 MiB (2,560 KiB, 2,621,440 B, 0.00244 GiB) +
l3$ description20-way set associative +
l3$ size25 MiB (25,600 KiB, 26,214,400 B, 0.0244 GiB) +