From WikiChip
Difference between revisions of "intel/atom/n270"
m (Bot: corrected param) |
(Fix chip type so that N270 shows up in the table of all Bonell CPUs) |
||
(3 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Atom N270}} | {{intel title|Atom N270}} | ||
− | {{ | + | {{chip |
− | | name | + | |future=Yes |
− | | no image | + | |chip type=microprocessor |
− | | image | + | |name=Atom N270 |
− | + | |no image=Yes | |
− | | caption | + | |image=atom n270.png |
− | | designer | + | |caption=Atom N270 |
− | | | + | |designer=Intel |
− | | | + | |designer 3=Summer Rogers |
− | | | + | |manufacturer=Intel |
− | | | + | |manufacturer 3=Summer Rogers |
− | | part number | + | |model number=N270 |
− | + | |part number=AU80586GE025D | |
− | | s-spec | + | |s-spec=SLB73 |
− | | s-spec qs | + | |s-spec qs=QDTD |
− | | s-spec qs 2 | + | |s-spec qs 2=QDTB |
− | | s-spec qs 3 | + | |s-spec qs 3=QGZT |
− | | market | + | |market=Mobile |
− | | first announced | + | |first announced=April 2, 2008 |
− | | first launched | + | |first launched=June 3, 2008 |
− | + | |release price=$44 | |
− | + | |family=Atom | |
− | | release price | + | |series=N200 |
− | + | |locked=Yes | |
− | | family | + | |frequency=1,599.99 MHz |
− | | series | + | |bus type=FSB |
− | | locked | + | |bus speed=133.33 MHz |
− | | frequency | + | |bus rate=533.33 MT/s |
− | | bus type | + | |clock multiplier=12 |
− | | bus speed | + | |cpuid=106C2 |
− | | bus rate | + | |isa=x86-32 |
− | + | |isa family=x86 | |
− | | clock multiplier | + | |microarch=Bonnell |
− | | cpuid | + | |platform=Nettop 2008 |
− | + | |chipset=Calistoga | |
− | | isa | + | |core name=Diamondville |
− | | isa | + | |core family=6 |
− | | microarch | + | |core model=112 |
− | | platform | + | |core stepping=C0 |
− | | chipset | + | |process=45 nm |
− | | core name | + | |transistors=47,212,207 |
− | | core family | + | |technology=CMOS |
− | | core model | + | |die area=25.9638 mm² |
− | | core stepping | + | |die length=7.94 mm |
− | | process | + | |die width=3.27 mm |
− | | transistors | + | |word size=64 bit |
− | | technology | + | |core count=1 |
− | | die area | + | |thread count=2 |
− | | die | + | |max memory=8 GiB |
− | | die | + | |max cpus=1 |
− | | word size | + | |v core min=0.9 V |
− | | core count | + | |v core max=1.1625 V |
− | | thread count | + | |v io=1.1 V |
− | + | |v io tolerance=0.05 V | |
− | | max memory | + | |tdp=2.5 W |
− | + | |tcase min=0 °C | |
− | + | |tcase max=85.2 °C | |
− | | | + | |tstorage min=-40 °C |
− | + | |tstorage max=85 °C | |
− | | v core min | + | |package module 1={{packages/intel/fcbga-437}} |
− | | v core max | ||
− | | v io | ||
− | | v io tolerance | ||
− | |||
− | | tdp | ||
− | |||
− | |||
− | | tcase min | ||
− | | tcase max | ||
− | | tstorage min | ||
− | | tstorage max | ||
− | |||
− | |||
− | |||
− | | package module 1 | ||
}} | }} | ||
'''Atom N270''' is an ultra-low power {{arch|32}} [[x86]] [[single-core]] microprocessor introduced by [[Intel]] in mid-2008. The N270 is specifically designed for nettops and various other mobile internet connected devices. This processor, which was fabricated on Intel's [[45 nm process]], was based on the {{intel|Bonnell|l=arch}} microarchitecture. The Atom N270 operates at 1.6 GHz with a TDP of 2.5 W with an average power consumption of 600 mW. The MPU features a legacy 533 MT/s [[QDR]] [[front-side bus]]. | '''Atom N270''' is an ultra-low power {{arch|32}} [[x86]] [[single-core]] microprocessor introduced by [[Intel]] in mid-2008. The N270 is specifically designed for nettops and various other mobile internet connected devices. This processor, which was fabricated on Intel's [[45 nm process]], was based on the {{intel|Bonnell|l=arch}} microarchitecture. The Atom N270 operates at 1.6 GHz with a TDP of 2.5 W with an average power consumption of 600 mW. The MPU features a legacy 533 MT/s [[QDR]] [[front-side bus]]. | ||
Line 121: | Line 106: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No |
Latest revision as of 08:28, 23 December 2023
Edit Values | |||||||||
Atom N270 | |||||||||
Atom N270 | |||||||||
General Info | |||||||||
Designer | Intel | ||||||||
Manufacturer | Intel | ||||||||
Model Number | N270 | ||||||||
Part Number | AU80586GE025D | ||||||||
S-Spec | SLB73 QDTD (QS), QDTB (QS), QGZT (QS) | ||||||||
Market | Mobile | ||||||||
Introduction | April 2, 2008 (announced) June 3, 2008 (launched) | ||||||||
Release Price | $44 | ||||||||
Shop | Amazon | ||||||||
General Specs | |||||||||
Family | Atom | ||||||||
Series | N200 | ||||||||
Locked | Yes | ||||||||
Frequency | 1,599.99 MHz | ||||||||
Bus type | FSB | ||||||||
Bus speed | 133.33 MHz | ||||||||
Bus rate | 533.33 MT/s | ||||||||
Clock multiplier | 12 | ||||||||
CPUID | 106C2 | ||||||||
Microarchitecture | |||||||||
ISA | x86-32 (x86) | ||||||||
Microarchitecture | Bonnell | ||||||||
Platform | Nettop 2008 | ||||||||
Chipset | Calistoga | ||||||||
Core Name | Diamondville | ||||||||
Core Family | 6 | ||||||||
Core Model | 112 | ||||||||
Core Stepping | C0 | ||||||||
Process | 45 nm | ||||||||
Transistors | 47,212,207 | ||||||||
Technology | CMOS | ||||||||
Die | 25.9638 mm² 7.94 mm × 3.27 mm | ||||||||
Word Size | 64 bit | ||||||||
Cores | 1 | ||||||||
Threads | 2 | ||||||||
Max Memory | 8 GiB | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Electrical | |||||||||
Vcore | 0.9 V-1.1625 V | ||||||||
VI/O | 1.1 V ± 0.05 V | ||||||||
TDP | 2.5 W | ||||||||
Tcase | 0 °C – 85.2 °C | ||||||||
Tstorage | -40 °C – 85 °C | ||||||||
Packaging | |||||||||
|
Atom N270 is an ultra-low power 32-bit x86 single-core microprocessor introduced by Intel in mid-2008. The N270 is specifically designed for nettops and various other mobile internet connected devices. This processor, which was fabricated on Intel's 45 nm process, was based on the Bonnell microarchitecture. The Atom N270 operates at 1.6 GHz with a TDP of 2.5 W with an average power consumption of 600 mW. The MPU features a legacy 533 MT/s QDR front-side bus.
Cache[edit]
- Main article: Bonnell § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
This processor has no integrated memory controller.
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||
|
Documents[edit]
Datasheets[edit]
- Atom N270 Datasheet, May 2008
Other[edit]
- Atom N270 Specification Update, September 2008
Facts about "Atom N270 - Intel"
has feature | Hyper-Threading Technology + and Enhanced SpeedStep Technology + |
has intel enhanced speedstep technology | true + |
has simultaneous multithreading | true + |
l1$ size | 56 KiB (57,344 B, 0.0547 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 24 KiB (24,576 B, 0.0234 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |