From WikiChip
Difference between revisions of "amd/ryzen 3/pro 1300"
(Replaced package module by package name.) |
|||
| (10 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|Ryzen 3 PRO 1300}} | {{amd title|Ryzen 3 PRO 1300}} | ||
| − | {{ | + | {{chip |
| + | |future=Yes | ||
|name=Ryzen 3 PRO 1300 | |name=Ryzen 3 PRO 1300 | ||
|no image=Yes | |no image=Yes | ||
| Line 6: | Line 7: | ||
|manufacturer=GlobalFoundries | |manufacturer=GlobalFoundries | ||
|model number=PRO 1300 | |model number=PRO 1300 | ||
| + | |part number=YD130BBBM4KAE | ||
|market=Desktop | |market=Desktop | ||
|first announced=June 29, 2017 | |first announced=June 29, 2017 | ||
| Line 23: | Line 25: | ||
|core family=23 | |core family=23 | ||
|core model=1 | |core model=1 | ||
| − | |core stepping= | + | |core stepping=B1 |
|process=14 nm | |process=14 nm | ||
|transistors=4,800,000,000 | |transistors=4,800,000,000 | ||
|technology=CMOS | |technology=CMOS | ||
| − | |die area= | + | |die area=213 mm² |
| − | |||
| − | |||
|word size=64 bit | |word size=64 bit | ||
|core count=4 | |core count=4 | ||
| Line 36: | Line 36: | ||
|max memory=64 GiB | |max memory=64 GiB | ||
|tdp=65 W | |tdp=65 W | ||
| − | |package | + | |package name 1=amd,socket am4 |
}} | }} | ||
'''Ryzen 3 PRO 1300''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] workstation microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The PRO 1300 operates at a base frequency of 3.5 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.7 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory. | '''Ryzen 3 PRO 1300''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] workstation microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The PRO 1300 operates at a base frequency of 3.5 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.7 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory. | ||
| + | |||
| + | |||
| + | {{unknown features}} | ||
| + | |||
| + | == Cache == | ||
| + | {{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}} | ||
| + | {{cache size | ||
| + | |l1 cache=384 KiB | ||
| + | |l1i cache=256 KiB | ||
| + | |l1i break=4x64 KiB | ||
| + | |l1i desc=4-way set associative | ||
| + | |l1d cache=128 KiB | ||
| + | |l1d break=4x32 KiB | ||
| + | |l1d desc=8-way set associative | ||
| + | |l1d policy=write-back | ||
| + | |l2 cache=2 MiB | ||
| + | |l2 break=4x512 KiB | ||
| + | |l2 desc=8-way set associative | ||
| + | |l2 policy=write-back | ||
| + | |l3 cache=8 MiB | ||
| + | |l3 break=1x8 MiB | ||
| + | |l3 desc=16-way set associative | ||
| + | }} | ||
| + | |||
| + | == Memory controller == | ||
| + | {{memory controller | ||
| + | |type=DDR4-2666 | ||
| + | |ecc=Yes | ||
| + | |max mem=64 GiB | ||
| + | |controllers=2 | ||
| + | |channels=2 | ||
| + | |max bandwidth=39.74 GiB/s | ||
| + | |bandwidth schan=19.87 GiB/s | ||
| + | |bandwidth dchan=39.74 GiB/s | ||
| + | }} | ||
| + | |||
| + | {{amd ryzen memory configs}} | ||
| + | |||
| + | == Expansions == | ||
| + | This processors has 20 PCIe lanes: 16 for a [[DGP]] and 4 for storage (NVMe or 2 ports SATA Express). | ||
| + | {{expansions | ||
| + | | pcie revision = 3.0 | ||
| + | | pcie lanes = 20 | ||
| + | | pcie config = 1x16+1x4 | ||
| + | | sata revision = 3.0 | ||
| + | | sata ports = 4 | ||
| + | | usb revision = 3.0 | ||
| + | | usb revision 2 = 2.0 | ||
| + | | usb ports = 4 | ||
| + | | usb rate = 5 Gbit/s | ||
| + | | uart = Yes | ||
| + | | uart ports = 4 | ||
| + | | gp io = 6 ports | ||
| + | }} | ||
| + | * eMMC, LPC, SMBus, SPI/eSPI | ||
| + | |||
| + | == Audio == | ||
| + | Support Azalia High Definition Audio | ||
| + | |||
| + | == Graphics == | ||
| + | This processor has no integrated graphics. | ||
| + | |||
| + | == Features == | ||
| + | {{x86 features | ||
| + | |real=Yes | ||
| + | |protected=Yes | ||
| + | |smm=Yes | ||
| + | |fpu=Yes | ||
| + | |x8616=Yes | ||
| + | |x8632=Yes | ||
| + | |x8664=Yes | ||
| + | |nx=Yes | ||
| + | |mmx=Yes | ||
| + | |emmx=Yes | ||
| + | |sse=Yes | ||
| + | |sse2=Yes | ||
| + | |sse3=Yes | ||
| + | |ssse3=Yes | ||
| + | |sse41=Yes | ||
| + | |sse42=Yes | ||
| + | |sse4a=Yes | ||
| + | |avx=Yes | ||
| + | |avx2=Yes | ||
| + | |avx512f=No | ||
| + | |avx512cd=No | ||
| + | |avx512er=No | ||
| + | |avx512pf=No | ||
| + | |avx512bw=No | ||
| + | |avx512dq=No | ||
| + | |avx512vl=No | ||
| + | |avx512ifma=No | ||
| + | |avx512vbmi=No | ||
| + | |avx5124fmaps=No | ||
| + | |avx5124vnniw=No | ||
| + | |avx512vpopcntdq=No | ||
| + | |abm=Yes | ||
| + | |tbm=No | ||
| + | |bmi1=Yes | ||
| + | |bmi2=Yes | ||
| + | |fma3=Yes | ||
| + | |fma4=No | ||
| + | |aes=Yes | ||
| + | |rdrand=Yes | ||
| + | |sha=Yes | ||
| + | |xop=No | ||
| + | |adx=Yes | ||
| + | |clmul=Yes | ||
| + | |f16c=Yes | ||
| + | |tbt1=No | ||
| + | |tbt2=No | ||
| + | |tbmt3=No | ||
| + | |bpt=No | ||
| + | |eist=No | ||
| + | |sst=No | ||
| + | |flex=No | ||
| + | |fastmem=No | ||
| + | |ivmd=No | ||
| + | |intelnodecontroller=No | ||
| + | |intelnode=No | ||
| + | |kpt=No | ||
| + | |ptt=No | ||
| + | |intelrunsure=No | ||
| + | |mbe=No | ||
| + | |isrt=No | ||
| + | |sba=No | ||
| + | |mwt=No | ||
| + | |sipp=No | ||
| + | |att=No | ||
| + | |ipt=No | ||
| + | |tsx=No | ||
| + | |txt=No | ||
| + | |ht=No | ||
| + | |vpro=No | ||
| + | |vtx=No | ||
| + | |vtd=No | ||
| + | |ept=No | ||
| + | |mpx=No | ||
| + | |sgx=No | ||
| + | |securekey=No | ||
| + | |osguard=No | ||
| + | |intqat=No | ||
| + | |3dnow=No | ||
| + | |e3dnow=No | ||
| + | |smartmp=No | ||
| + | |powernow=No | ||
| + | |amdvi=Yes | ||
| + | |amdv=Yes | ||
| + | |amdsme=No | ||
| + | |amdtsme=Yes | ||
| + | |amdsev=No | ||
| + | |rvi=No | ||
| + | |smt=Yes | ||
| + | |sensemi=Yes | ||
| + | |xfr=No | ||
| + | |mxfr=No | ||
| + | |amdpb=Yes | ||
| + | |amdpb2=No | ||
| + | }} | ||
Latest revision as of 22:55, 25 March 2023
| Edit Values | |
| Ryzen 3 PRO 1300 | |
| General Info | |
| Designer | AMD |
| Manufacturer | GlobalFoundries |
| Model Number | PRO 1300 |
| Part Number | YD130BBBM4KAE |
| Market | Desktop |
| Introduction | June 29, 2017 (announced) |
| Shop | Amazon |
| General Specs | |
| Family | Ryzen 3 |
| Series | Ryzen PRO |
| Locked | No |
| Frequency | 3,500 MHz |
| Turbo Frequency | 3,700 MHz (1 core) |
| Bus rate | 4 × 8 GT/s |
| Clock multiplier | 35 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Zen |
| Chipset | Promontory |
| Core Name | Summit Ridge |
| Core Family | 23 |
| Core Model | 1 |
| Core Stepping | B1 |
| Process | 14 nm |
| Transistors | 4,800,000,000 |
| Technology | CMOS |
| Die | 213 mm² |
| Word Size | 64 bit |
| Cores | 4 |
| Threads | 4 |
| Max Memory | 64 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| TDP | 65 W |
| Packaging | |
| Package | OPGA-1331 |
| Package Type | Organic Micro Pin Grid Array |
| Dimension | 40 mm × 40 mm |
| Pitch | 1 mm |
| Contacts | 1331 |
| Socket | Socket AM4 |
Ryzen 3 PRO 1300 is a 64-bit quad-core mid-range performance x86 workstation microprocessor introduced by AMD in mid-2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The PRO 1300 operates at a base frequency of 3.5 GHz with a TDP of 65 W and a Boost frequency of 3.7 GHz. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
Cache[edit]
- Main article: Zen § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
| [Edit] Memory Configurations | |||
|---|---|---|---|
| Dual Channel | Single Rank | 2 DIMMs | DDR4-2666 |
| 4 DIMMs | DDR4-2133 | ||
| Double Rank | 2 DIMMs | DDR4-2400 | |
| 4 DIMMs | DDR4-1866 | ||
Expansions[edit]
This processors has 20 PCIe lanes: 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express).
|
Expansion Options
|
||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||
- eMMC, LPC, SMBus, SPI/eSPI
Audio[edit]
Support Azalia High Definition Audio
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
|
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Facts about "Ryzen 3 PRO 1300 - AMD"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 3 PRO 1300 - AMD#io + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has amd amd-v technology | true + |
| has amd amd-vi technology | true + |
| has amd sensemi technology | true + |
| has ecc memory support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
| has simultaneous multithreading | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1i$ description | 4-way set associative + |
| l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
| l3$ description | 16-way set associative + |
| l3$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
| max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
| max memory channels | 2 + |
| max pcie lanes | 20 + |
| supported memory type | DDR4-2666 + |