From WikiChip
Difference between revisions of "intel/xeon e5/e5-2650 v4"
< intel‎ | xeon e5

m (Bot: Automated text replacement (-\| electrical += Yes +))
(add the all core turbo frequency)
 
(5 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon E5-2650 v4}}
 
{{intel title|Xeon E5-2650 v4}}
−
{{mpu
+
{{chip
 
| name                = Xeon E5-2650 v4
 
| name                = Xeon E5-2650 v4
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = E5-2650 v4
 
| model number        = E5-2650 v4
 
| part number        = CM8066002031103
 
| part number        = CM8066002031103
−
| part number 1       = BX80660E52650V4
+
| part number 2       = BX80660E52650V4
−
| part number 2      =
 
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Server
 
| market              = Server
 
| first announced    = June 20, 2016
 
| first announced    = June 20, 2016
Line 26: Line 26:
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
 
| turbo frequency1    = 2,900 MHz
 
| turbo frequency1    = 2,900 MHz
−
| turbo frequency2    =  
+
| turbo frequency2    =
 +
| turbo frequency3    =
 +
| turbo frequency4    =
 +
| turbo frequency5    =
 +
| turbo frequency6    =
 +
| turbo frequency7    =
 +
| turbo frequency8    =
 +
| turbo frequency9    =
 +
| turbo frequency10  = 2,500 MHz
 +
| turbo frequency11  = 2,500 MHz
 +
| turbo frequency12  = 2,500 MHz
 
| bus type            = QPI
 
| bus type            = QPI
 
| bus speed          = 4,800 MHz
 
| bus speed          = 4,800 MHz
Line 125: Line 135:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 40
 
| pcie lanes        = 40
Line 134: Line 144:
  
 
== Features ==  
 
== Features ==  
−
{{mpu features
+
{{x86 features
 
| em64t      = Yes
 
| em64t      = Yes
 
| nx          = Yes
 
| nx          = Yes
Line 171: Line 181:
 
| intel at    =  
 
| intel at    =  
 
| intel ipt  =  
 
| intel ipt  =  
 +
}}
 +
 +
== Benchmarks ==
 +
{{benchmarks main
 +
|
 +
{{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171002-00075.html|test_timestamp=2017-10-03 11:47:03-0400|chip_count=2|core_count=24|copies_count=48|vendor=Inspur Corporation|system=Inspur NF5170M4 (Intel Xeon E5-2650 v4)|SPECrate2017_int_base=105|SPECrate2017_int_peak=112}}
 
}}
 
}}

Latest revision as of 22:36, 26 March 2023

Edit Values
Xeon E5-2650 v4
General Info
DesignerIntel
ManufacturerIntel
Model NumberE5-2650 v4
Part NumberCM8066002031103,
BX80660E52650V4
S-SpecSR2N3
QK8Y (QS)
MarketServer
IntroductionJune 20, 2016 (announced)
June 20, 2016 (launched)
Release Price$1166.00
ShopAmazon
General Specs
FamilyXeon E5
SeriesE5-2000
LockedYes
Frequency2,200 MHz
Turbo FrequencyYes
Turbo Frequency2,900 MHz (1 core),
2,500 MHz (10 cores),
2,500 MHz (11 cores),
2,500 MHz (12 cores)
Bus typeQPI
Bus speed4,800 MHz
Bus rate2 × 9.6 GT/s
Clock multiplier22
CPUID406F1
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrantley EP 2S
ChipsetC610 Series
Core NameBroadwell EP
Core Family6
Core Model4F
Core SteppingM0
Process14 nm
Transistors4,700,000,000
TechnologyCMOS
Die306.18 mm²
Word Size64 bit
Cores12
Threads24
Max Memory1,536 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.82 V
VI/O1.2 V ± 3%
TDP105 W
Tcase0 °C – 80 °C
Tstorage-25 °C – 125 °C

The Xeon E5-2650 v4 is a 64-bit dodeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for advanced 2S environments (1U square form factor). Operating at 2.2 GHz with a turbo boost frequency of 2.9 GHz for a single active core, this MPU has a TDP of 105 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache
Cache Info [Edit Values]
L1I$ 384 KiB
393,216 B
0.375 MiB
12x32 KiB 8-way set associative (per core, write-back)
L1D$ 384 KiB
393,216 B
0.375 MiB
12x32 KiB 8-way set associative (per core, write-back)
L2$ 3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
12x256 KiB 8-way set associative (per core, write-back)
L3$ 30 MiB
30,720 KiB
31,457,280 B
0.0293 GiB
12x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type DDR4-2400
Controllers 1
Channels 4
ECC Support Yes
Max bandwidth 71.53 GiB/s
Bandwidth (single) 17.88 GiB/s
Bandwidth (dual) 35.76 GiB/s
Max memory 1,536 GiB
Physical Address Extensions 46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes40
Configsx4, x16


Features[edit]

Benchmarks[edit]

[Edit Benchmarks]

Test: SPEC CPU2017
Tested: 2017-10-03 11:47:03-0400
Chips: 2, Cores: 24, Copies: 48
benchmarks.svg
Vendor: Inspur Corporation
System: Inspur NF5170M4 (Intel Xeon E5-2650 v4)
SPECrate2017_int_base: 105
SPECrate2017_int_peak: 112
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_e5/e5-2650_v4&oldid=101535"
Facts about "Xeon E5-2650 v4 - Intel"
RDF feed
l1d$ description8-way set associative +
l1d$ size384 KiB (393,216 B, 0.375 MiB) +
l1i$ description8-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ description20-way set associative +
l3$ size30 MiB (30,720 KiB, 31,457,280 B, 0.0293 GiB) +