Difference between revisions of "intel/xeon e3/e3-1270 v6"

	Edit Values
	Xeon E3-1270 v6
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	E3-1270 v6
Part Number	CM8067702870648,; BX80677E31270V6
S-Spec	SR326
Market	Workstation, Server
Introduction	March 28, 2017 (announced); March 28, 2017 (launched)
Release Price	$328
Shop	Amazon
	General Specs
Family	Xeon E3
Series	E3-1200 v6
Locked	Yes
Frequency	3,800 MHz
Turbo Frequency	4,200 MHz (1 core)
Bus type	DMI 3.0
Bus rate	8 GT/s
Clock multiplier	38
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Kaby Lake
Platform	Greenlow
Chipset	Sunrise Point, Union Point
Core Name	Kaby Lake DT
Core Family	6
Core Model	158
Core Stepping	B0
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	4
Threads	8
Max Memory	64 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
Vcore	0.55 V-1.52 V
TDP	72 W
Tstorage	-25 °C – 125 °C
	Packaging
Dimension	37.5 mm x 37.5 mm x 4.4 mm
Pitch	0.914 mm
Contacts	1151
Socket	LGA-1151

Latest revision as of 15:27, 13 December 2017

Xeon E3-1270 v6 is a 64-bit quad-core x86 workstation/entry server microprocessor introduced by Intel in early 2017. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The E3-1270 v6 operates at 3.8 GHz with a TDP of 72 W supporting a Turbo Boost frequency of 4.2 GHz. The processor supports up to 64 GiB of dual-channel DDR4-2400 ECC memory. This model has no integrated graphics processor.

Cache[edit]

Main article: Kaby Lake § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

256 KiB

262,144 B
0.25 MiB

L1I$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	8-way set associative
L1D$	128 KiB 131,072 B 0.125 MiB	4x32 KiB	8-way set associative	write-back

L2$

1 MiB

1,024 KiB
1,048,576 B
9.765625e-4 GiB

		4x256 KiB	4-way set associative	write-back

L3$

8 MiB

8,192 KiB
8,388,608 B
0.00781 GiB

		4x2 MiB	16-way set associative	write-back

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR3L-1866, DDR4-2400
Supports ECC	Yes
Max Mem	64 GiB
Controllers	1
Channels	2
Max Bandwidth	35.76 GiB/s 36,618.24 MiB/s 38.397 GB/s 38,397.008 MB/s 0.0349 TiB/s 0.0384 TB/s
Bandwidth	Single 17.88 GiB/s Double 35.76 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.0
Max Lanes	16
Configs	1x16, 2x8, 1x8+2x4

Graphics[edit]

This processor has no integrated graphics processor.

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
SST	Speed Shift Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions
MPX	Memory Protection Extensions
SGX	Software Guard Extensions
Secure Key	Secure Key Technology
SMEP	OS Guard Technology

@@ Line 1: / Line 1: @@
 {{intel title|Xeon E3-1270 v6}}
-{{mpu
+{{chip
-| name                = Xeon E3-1270 v6
+|name=Xeon E3-1270 v6
-| no image            = Yes
+|no image=Yes
-| image               =
+|designer=Intel
-| image size          =
+|manufacturer=Intel
-| caption             =
+|model number=E3-1270 v6
-| designer            = Intel
+|part number=CM8067702870648
-| manufacturer        = Intel
+|part number 2=BX80677E31270V6
-| model number        = E3-1270 v6
+|s-spec=SR326
-| part number         = CM8067702870648
+|market=Workstation
-| part number 2       = BX80677E31270V6
+|market 2=Server
-| s-spec              = SR326
+|first announced=March 28, 2017
-| market              = Workstation
+|first launched=March 28, 2017
-| market 2            = Server
+|release price=$328
-| first announced     = March 28, 2017
+|family=Xeon E3
-| first launched      = March 28, 2017
+|series=E3-1200 v6
-| last order          =
+|locked=Yes
-| last shipment       =
+|frequency=3,800 MHz
-| release price       = $328
+|turbo frequency1=4,200 MHz
+|bus type=DMI 3.0
-| family              = Xeon E3
+|bus rate=8 GT/s
-| series              = E3-1200 v6
+|clock multiplier=38
-| locked              = Yes
+|isa=x86-64
-| frequency           = 3,800 MHz
+|isa family=x86
-| turbo frequency     = Yes
+|microarch=Kaby Lake
-| turbo frequency1    = 4,200 MHz
+|platform=Greenlow
-| turbo frequency2    =
+|chipset=Sunrise Point
-| turbo frequency3    =
+|chipset 2=Union Point
-| turbo frequency4    =
+|core name=Kaby Lake DT
-| bus type            = DMI 3.0
+|core family=6
-| bus speed           =
+|core model=158
-| bus rate            = 8 GT/s
+|core stepping=B0
-| bus links           =
+|process=14 nm
-| clock multiplier    = 38
+|technology=CMOS
-| cpuid               =
+|word size=64 bit
+|core count=4
-| isa family          = x86
+|thread count=8
-| isa                 = x86-64
+|max cpus=1
-| microarch           = Kaby Lake
+|max memory=64 GiB
-| platform            = Greenlow
+|v core min=0.55 V
-| chipset             = Sunrise Point
+|v core max=1.52 V
-| chipset 2           = Union Point
+|tdp=72 W
-| core name           = Kaby Lake DT
+|tstorage min=-25 °C
-| core family         =
+|tstorage max=125 °C
-| core model          =
+|package module 1={{packages/intel/lga-1151}}
-| core stepping       = B0
-| core stepping 2     =
-| process             = 14 nm
-| transistors         =
-| technology          = CMOS
-| die area            =
-| die width           =
-| die length          =
-| word size           = 64 bit
-| core count          = 4
-| thread count        = 8
-| max cpus            = 1
-| max memory          = 64 GiB
-| v core min          = 0.55 V
-| v core max          = 1.52 V
-| sdp                 =
-| tdp                 = 72 W
-| tdp typical         =
-| ctdp down           =
-| ctdp down frequency =
-| ctdp up             =
-| ctdp up frequency   =
-| tjunc min           =
-| tjunc max           =
-| tcase min           =
-| tcase max           =
-| tstorage min        = -25 °C
-| tstorage max        = 125 °C
-| tambient min        =
-| tambient max        =
-| package module 1    = {{packages/intel/lga-1151}}
 }}
 '''Xeon E3-1270 v6''' is a {{arch|64}} [[quad-core]] [[x86]] workstation/entry server microprocessor introduced by [[Intel]] in early [[2017]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The E3-1270 v6 operates at 3.8 GHz with a TDP of 72 W supporting a {{intel|Turbo Boost}} frequency of 4.2 GHz. The processor supports up to 64 GiB of dual-channel DDR4-2400 ECC memory. This model has no integrated graphics processor.
@@ Line 149: / Line 115: @@
 |avx=Yes
 |avx2=Yes
-|avx512=No
 |abm=Yes
 |tbm=No

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon E3-1270 v6 - Intel#package + and Xeon E3-1270 v6 - Intel#io +
base frequency	3,800 MHz (3.8 GHz, 3,800,000 kHz) +
bus rate	8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus type	DMI 3.0 +
chipset	Sunrise Point + and Union Point +
clock multiplier	38 +
core count	4 +
core family	6 +
core model	158 +
core name	Kaby Lake DT +
core stepping	B0 +
core voltage (max)	1.52 V (15.2 dV, 152 cV, 1,520 mV) +
core voltage (min)	0.55 V (5.5 dV, 55 cV, 550 mV) +
designer	Intel +
family	Xeon E3 +
first announced	March 28, 2017 +
first launched	March 28, 2017 +
full page name	intel/xeon e3/e3-1270 v6 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology + and OS Guard +
has intel enhanced speedstep technology	true +
has intel secure key technology	true +
has intel speed shift technology	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	256 KiB (262,144 B, 0.25 MiB) +
l1d$ description	8-way set associative +
l1d$ size	128 KiB (131,072 B, 0.125 MiB) +
l1i$ description	8-way set associative +
l1i$ size	128 KiB (131,072 B, 0.125 MiB) +
l2$ description	4-way set associative +
l2$ size	1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description	16-way set associative +
l3$ size	8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
ldate	March 28, 2017 +
manufacturer	Intel +
market segment	Workstation + and Server +
max cpu count	1 +
max memory	65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth	35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) +
max memory channels	2 +
max pcie lanes	16 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture	Kaby Lake +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	E3-1270 v6 +
name	Xeon E3-1270 v6 +
package	FCLGA-1151 +
part number	CM8067702870648 + and BX80677E31270V6 +
platform	Greenlow +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 328.00 (€ 295.20, £ 265.68, ¥ 33,892.24) +
s-spec	SR326 +
series	E3-1200 v6 +
smp max ways	1 +
socket	LGA-1151 +
supported memory type	DDR3L-1866 + and DDR4-2400 +
tdp	72 W (72,000 mW, 0.0966 hp, 0.072 kW) +
technology	CMOS +
thread count	8 +
turbo frequency (1 core)	4,200 MHz (4.2 GHz, 4,200,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensions	true +
x86/has software guard extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas