From WikiChip
Difference between revisions of "intel/80486/486sx-20"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
Line 1: | Line 1: | ||
{{intel title|i486SX-20}} | {{intel title|i486SX-20}} | ||
− | {{ | + | {{chip |
| name = Intel i486SX-20 | | name = Intel i486SX-20 | ||
| no image = Yes | | no image = Yes |
Latest revision as of 15:14, 13 December 2017
Edit Values | |
Intel i486SX-20 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i486SX-20 |
Part Number | A80486SX-20, KU80486SX-20, 03G9565 |
S-Spec | SX406, SX467, SX492, SX678, SXE63, SX587, SX632, SX672, SZ700, SZ740 |
Introduction | September 16, 1991 (launched) |
Shop | Amazon |
General Specs | |
Family | 80486 |
Series | 486SX |
Frequency | 20 MHz |
Bus type | FSB |
Bus speed | 20 MHz |
Bus rate | 20 MT/s |
Clock multiplier | 1 |
CPUID | 420 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486SX |
Process | 1 µm, 800 nm |
Transistors | 1,185,000 |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 2.25 W |
Vcore | 5 V ± 5% |
OP Temperature | 0 °C – 85 °C |
i486SX-20 was a fourth-generation x86 microprocessor introduced by Intel in 1991. This chip, which is based on the 80486 microarchitecture, operated at 20 MHz. In contrast to the i486DX chips, the i486SX line had no functional FPU on-die.
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
See also[edit]
Facts about "i486SX-20 - Intel"
l1$ description | 4-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |