Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486dx4-100sv16b"
m (Bot: Automated text replacement (-\| electrical += Yes +)) |
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|Am486DX4-100SV16B}} | {{amd title|Am486DX4-100SV16B}} | ||
| − | {{ | + | {{chip |
| name = Am486DX4-100SV16B | | name = Am486DX4-100SV16B | ||
| no image = Yes | | no image = Yes | ||
| Line 10: | Line 10: | ||
| model number = Am486DX4-100SV16B | | model number = Am486DX4-100SV16B | ||
| part number = A80486DX4-100SV16B | | part number = A80486DX4-100SV16B | ||
| − | | part number | + | | part number 2 = S80486DX4-100SV16B |
| − | |||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = | | market = | ||
| first announced = | | first announced = | ||
Latest revision as of 14:19, 13 December 2017
| Edit Values | |
| Am486DX4-100SV16B | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | Am486DX4-100SV16B |
| Part Number | A80486DX4-100SV16B, S80486DX4-100SV16B |
| Introduction | March, 1997 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Am486 |
| Series | Am486DX4S |
| Frequency | 100 MHz |
| Bus type | FSB |
| Bus speed | 33 MHz |
| Bus rate | 33 MT/s |
| Clock multiplier | 3 |
| Microarchitecture | |
| Microarchitecture | 80486 |
| Core Name | Am486DX4S |
| Process | 350 nm |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 3.3 V ± 0.3 V |
| OP Temperature | 0 °C – 85 °C |
Am486DX4-100SV16B was an Enhanced Am486 microprocessor introduced by AMD in 1997. This processor had a clock multiplier of 3 having a frequency of 100 MHz with a bus frequency of 33 MHz. This "Enhanced" Am486 includes some other features such as SMM, stop-clock control, and write-back cache. This model had larger L1 cache of 16 KB with Write-Back policy. This model has twice as much cache as the Am486DX4-100SV8B.
Contents
Cache[edit]
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative (unified, write-back policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- Stop-clock control
- System Management Mode (SMM)
Packaging[edit]
| Part | Package |
|---|---|
| A80486DX4-100SV16B | CPGA-168 |
| S80486DX4-100SV16B | SQFP-208 |
See also[edit]
Facts about "Am486DX4-100SV16B - AMD"
| has feature | System Management Mode + |
| l1$ description | 4-way set associative + |
| l1$ size | 16 KiB (16,384 B, 0.0156 MiB) + |