From WikiChip
Difference between revisions of "amd/epyc/7401p"
(Replaced package module by package name.) |
|||
(13 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|EPYC 7401P}} | {{amd title|EPYC 7401P}} | ||
− | {{ | + | {{chip |
− | |||
|name=EPYC 7401P | |name=EPYC 7401P | ||
|no image=Yes | |no image=Yes | ||
Line 7: | Line 6: | ||
|manufacturer=GlobalFoundries | |manufacturer=GlobalFoundries | ||
|model number=7401P | |model number=7401P | ||
+ | |part number=PS740PBEVHCAF | ||
|market=Server | |market=Server | ||
|first announced=June 20, 2017 | |first announced=June 20, 2017 | ||
+ | |first launched=June 20, 2017 | ||
+ | |release price=$1,075 | ||
|family=EPYC | |family=EPYC | ||
|series=7000 | |series=7000 | ||
Line 37: | Line 39: | ||
|turbo frequency23=2,800 MHz | |turbo frequency23=2,800 MHz | ||
|turbo frequency24=2,800 MHz | |turbo frequency24=2,800 MHz | ||
− | |||
− | |||
|clock multiplier=20 | |clock multiplier=20 | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 44: | Line 44: | ||
|microarch=Zen | |microarch=Zen | ||
|core name=Naples | |core name=Naples | ||
+ | |core family=23 | ||
+ | |core model=1 | ||
+ | |core stepping=B2 | ||
|process=14 nm | |process=14 nm | ||
|transistors=19,200,000,000 | |transistors=19,200,000,000 | ||
|technology=CMOS | |technology=CMOS | ||
− | |die area= | + | |die area=213 mm² |
− | |||
− | |||
|mcp=Yes | |mcp=Yes | ||
|die count=4 | |die count=4 | ||
Line 59: | Line 60: | ||
|tdp=155 W | |tdp=155 W | ||
|tdp 2=170 W | |tdp 2=170 W | ||
− | |package | + | |tcase min=0 °C |
+ | |tcase max=85 °C | ||
+ | |package name 1=amd,socket_sp3 | ||
}} | }} | ||
'''EPYC 7401P''' is a {{arch|64}} [[24-core]] [[x86]] enterprise server microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. The 7401P has a base frequency of 2 GHz with a turbo frequency of 3.0 GHz for up to 12 active cores. This chip has a TDP of 170W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory. The TDP is slightly lower at 155W if DDR4-2400 is used instead. | '''EPYC 7401P''' is a {{arch|64}} [[24-core]] [[x86]] enterprise server microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. The 7401P has a base frequency of 2 GHz with a turbo frequency of 3.0 GHz for up to 12 active cores. This chip has a TDP of 170W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory. The TDP is slightly lower at 155W if DDR4-2400 is used instead. | ||
Line 93: | Line 96: | ||
|ecc=Yes | |ecc=Yes | ||
|max mem=2 TiB | |max mem=2 TiB | ||
− | |controllers= | + | |controllers=8 |
|channels=8 | |channels=8 | ||
|max bandwidth=158.95 GiB/s | |max bandwidth=158.95 GiB/s | ||
Line 142: | Line 145: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | ||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 187: | Line 190: | ||
|amdvi=Yes | |amdvi=Yes | ||
|amdv=Yes | |amdv=Yes | ||
+ | |amdsme=Yes | ||
+ | |amdtsme=Yes | ||
+ | |amdsev=Yes | ||
|rvi=No | |rvi=No | ||
|smt=Yes | |smt=Yes |
Latest revision as of 11:26, 18 March 2023
Edit Values | |
EPYC 7401P | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | 7401P |
Part Number | PS740PBEVHCAF |
Market | Server |
Introduction | June 20, 2017 (announced) June 20, 2017 (launched) |
Release Price | $1,075 |
Shop | Amazon |
General Specs | |
Family | EPYC |
Series | 7000 |
Locked | No |
Frequency | 2,000 MHz |
Turbo Frequency | 3,000 MHz (1 core), 3,000 MHz (2 cores), 3,000 MHz (3 cores), 3,000 MHz (4 cores), 3,000 MHz (5 cores), 3,000 MHz (6 cores), 3,000 MHz (7 cores), 3,000 MHz (8 cores), 3,000 MHz (9 cores), 3,000 MHz (10 cores), 3,000 MHz (11 cores), 3,000 MHz (12 cores), 2,800 MHz (13 cores), 2,800 MHz (14 cores), 2,800 MHz (15 cores), 2,800 MHz (16 cores), 2,800 MHz (17 cores), 2,800 MHz (18 cores), 2,800 MHz (19 cores), 2,800 MHz (20 cores), 2,800 MHz (21 cores), 2,800 MHz (22 cores), 2,800 MHz (23 cores), 2,800 MHz (24 cores) |
Clock multiplier | 20 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Core Name | Naples |
Core Family | 23 |
Core Model | 1 |
Core Stepping | B2 |
Process | 14 nm |
Transistors | 19,200,000,000 |
Technology | CMOS |
Die | 213 mm² |
MCP | Yes (4 dies) |
Word Size | 64 bit |
Cores | 24 |
Threads | 48 |
Max Memory | 2 TiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 155 W, 170 W |
Tcase | 0 °C – 85 °C |
Packaging | |
Package | SP3, FCLGA-4094 (FC-OLGA) |
Dimension | 75.4 mm × 58.5 mm × 6.26 mm |
Pitch | 0.87 mm × 1 mm |
Contacts | 4094 |
Socket | SP3, LGA-4094 |
EPYC 7401P is a 64-bit 24-core x86 enterprise server microprocessor introduced by AMD in mid-2017. This processor is based on the Zen microarchitecture and is manufactured on a 14 nm process. The 7401P has a base frequency of 2 GHz with a turbo frequency of 3.0 GHz for up to 12 active cores. This chip has a TDP of 170W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory. The TDP is slightly lower at 155W if DDR4-2400 is used instead.
Contents
Cache[edit]
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
The EPYC 7401P has 128 Gen 3 PCIe lanes.
Expansion Options
|
||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Facts about "EPYC 7401P - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 7401P - AMD#io + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 2,304 KiB (2,359,296 B, 2.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 1,536 KiB (1,572,864 B, 1.5 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
max memory bandwidth | 158.95 GiB/s (162,764.8 MiB/s, 170.671 GB/s, 170,671.263 MB/s, 0.155 TiB/s, 0.171 TB/s) + |
max memory channels | 8 + |
max pcie lanes | 128 + |
supported memory type | DDR4-2666 + and DDR4-2400 + |