From WikiChip
Difference between revisions of "amd/ryzen 5/1600"
< amd‎ | ryzen 5

 
(46 intermediate revisions by 23 users not shown)
Line 1: Line 1:
 
{{amd title|Ryzen 5 1600}}
 
{{amd title|Ryzen 5 1600}}
−
{{mpu
+
{{chip
−
| future             = Yes
+
|future=Yes
−
| name               = AMD Ryzen 5 1600
+
|name=AMD Ryzen 5 1600
−
| no image           = Yes
+
|no image=Yes
−
| image              =  
+
|designer=AMD
−
| image size          =  
+
|manufacturer=GlobalFoundries
−
| caption            =  
+
|model number=1600
−
| designer            = AMD
+
|part number=YD1600BBAEBOX
−
| manufacturer        = GlobalFoundries
+
|part number 2=YD1600BBM6IAE
−
| model number       = 1600
+
|part number 3=YD1600BBM6IAF
−
| part number         = YD1600BBAEBOX
+
|part number 4=YD1600BBAFBOX
−
| market             = Desktop
+
|market=Desktop
−
| first announced     = March 16, 2017
+
|first announced=March 16, 2017
−
| first launched     = April 11, 2017
+
|first launched=April 11, 2017
−
| last order          =
+
|release price=$219
−
| last shipment      =
+
|family=Ryzen 5
−
| release price       = $219
+
|series=Ryzen
−
 
+
|locked=No
−
| family             = Ryzen 5
+
|frequency=3,200 MHz
−
| series             = Ryzen
+
|turbo frequency1=3,600 MHz
−
| locked             = No
+
|turbo frequency2=3,600 MHz
−
| frequency           = 3,200 MHz
+
|turbo frequency3=3,300 MHz
−
| turbo frequency    = Yes
+
|turbo frequency4=3,300 MHz
−
| turbo frequency1   = 3,600 MHz
+
|turbo frequency5=3,300 MHz
−
| turbo frequency2   =  
+
|turbo frequency6=3,300 MHz
−
| turbo frequency3   =  
+
|turbo frequency=Yes
−
| turbo frequency4   =  
+
|bus links=4
−
| turbo frequency5   =  
+
|bus rate=8 GT/s
−
| turbo frequency6   =  
+
|clock multiplier=32
−
| turbo frequency7    =
+
|isa=x86-64
−
| turbo frequency8    =  
+
|isa family=x86
−
| bus type            =
+
|microarch=Zen
−
| bus speed          =  
+
|chipset=Promontory
−
| bus rate           = 8 GT/s
+
|core name=Summit Ridge
−
| bus links          = 4
+
|core family=23
−
| clock multiplier   = 32
+
|core model=1
−
| cpuid              =
+
|core stepping=B1
−
| cpuid 2            =
+
|process=14 nm
−
 
+
|transistors=4,800,000,000
−
| isa family          = x86
+
|technology=CMOS
−
| isa                 = x86-64
+
|die area=213 mm²
−
| microarch           = Zen
+
|word size=64 bit
−
| platform            =
+
|core count=6
−
| chipset             = 300 Series
+
|thread count=12
−
| core name           = Summit Ridge
+
|max memory=64 GiB
−
| core family         =  
+
|max cpus=1
−
| core model         =  
+
|tdp=65 W
−
| core stepping       =  
+
|package name 1=amd,socket am4
−
| process             = 14 nm
+
}}
−
| transistors         =  
+
'''Ryzen 5 1600''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1600 operates at a base frequency of 3.2 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of up to 3.6 GHz. This model is a less overclockable friendly version of the {{\\|1600X}}. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
−
| technology         = CMOS
 
−
| die area           =
 
−
| die width          =
 
−
| die length          =  
 
−
| word size           = 64 bit
 
−
| core count         = 6
 
−
| thread count       = 12
 
−
| max cpus            = 1
 
−
| max memory         = 64 GiB
 
−
 
 
−
| electrical          = Yes
 
−
| v core              =
 
−
| v core tolerance    =
 
−
| v core min          =
 
−
| v core max         =
 
−
| v io                =
 
−
| v io tolerance      =  
 
−
| tdp                 = 65 W
 
−
| temp min            = <!-- use TJ/TC whenever possible instead -->
 
−
| temp max            =
 
−
| tjunc min          = <!-- .. °C -->
 
−
| tjunc max          =
 
−
| tcase min          =
 
−
| tcase max          =  
 
−
| tstorage min        =
 
−
| tstorage max        =
 
−
| tambient min        =
 
−
| tambient max        =
 
  
−
| package module 1    = {{packages/amd/socket am4}}
+
In December 2019 AMD [https://wccftech.com/first-gen-amd-ryzen-cpus-are-appearing-with-12nm-zen-architecture/ silently launched] a new variant, dubbed Ryzen 5 1600 "AF" (based on the changed SKU). It's based on the newer and improved Zen+ architecture and user testings suggest a slightly higher boost clock (3600Mhz compared to 3300MHz for original "AE") under multi-core load compared to the fresh-man 1600.
−
}}
 
−
'''Ryzen 5 1600''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor set to be introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1600 operates at a base frequency of 3.2 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.6 GHz. This model is a less overclockable friendly version of the {{\\|1600X}}. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.
 
  
 
== Cache ==
 
== Cache ==
Line 104: Line 74:
  
 
== Memory controller ==
 
== Memory controller ==
−
This processors supports 2 DDR4 PHYs, each supporting 1 channel of 64-bit data plus [[ECC]] with 2 DIMMs per channel. DIMMs of rates 1,333 MT/s - 3,200 MT/s are supported (UDIMM/SODIMM).
 
 
{{memory controller
 
{{memory controller
−
|type=DDR4-3200
+
|type=DDR4-3600
 
|ecc=Yes
 
|ecc=Yes
 
|max mem=64 GiB
 
|max mem=64 GiB
Line 119: Line 88:
  
 
== Expansions ==
 
== Expansions ==
−
The Ryzen 5 1600 includes 20 PCIe lanes supporting Gen1, Gen2, and Gen3: 16 for a [[DGP]] and 4 for storage (NVMe or 2 ports SATA Express). PHY of 16 lanes may each have a maximum of 8 PCIe ports (x1, x2, x4, x8, x16). An additional 6 x4 PHYs plus 5 x2 PHYs supporting PCIe, WAFL, xGMI, SATA and Ethernet (See networking below).
+
The 1600 includes 20 PCIe lanes - 16 for a [[DGP]] and 4 for storage (NVMe or 2 ports SATA Express).
 
{{expansions
 
{{expansions
 
| pcie revision      = 3.0
 
| pcie revision      = 3.0
 
| pcie lanes        = 20
 
| pcie lanes        = 20
−
| pcie config        = 2x8+1x4
+
| pcie config        = 1x16+1x4
 
| sata revision      = 3.0
 
| sata revision      = 3.0
 
| sata ports        = 4
 
| sata ports        = 4
Line 135: Line 104:
 
}}
 
}}
 
* eMMC, LPC, SMBus, SPI/eSPI
 
* eMMC, LPC, SMBus, SPI/eSPI
−
 
−
== Networking ==
 
−
PHYs support for up to 4 lanes of 10/100/1000 SGMII, or 10GBASE-KR, or 1000BASE-KX Ethernet operation.
 
−
{{network
 
−
|eth opts=Yes
 
−
|1ge=Yes
 
−
|1ge ports=4
 
−
|10ge=Yes
 
−
|10ge ports=4
 
−
 
−
|mii opts=Yes
 
−
|rgmii=Yes
 
−
|rgmii ports=4
 
−
}}
 
  
 
== Audio ==
 
== Audio ==
Line 175: Line 130:
 
|sse42=Yes
 
|sse42=Yes
 
|sse4a=Yes
 
|sse4a=Yes
 +
|sse_gfni=No
 
|avx=Yes
 
|avx=Yes
 +
|avx_gfni=No
 
|avx2=Yes
 
|avx2=Yes
−
|avx512=No
+
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx512vnni=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|avx512gfni=No
 +
|avx512vaes=No
 +
|avx512vbmi2=No
 +
|avx512bitalg=No
 +
|avx512vpclmulqdq=No
 
|abm=Yes
 
|abm=Yes
 
|tbm=No
 
|tbm=No
Line 191: Line 165:
 
|clmul=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|f16c=Yes
 +
|bfloat16=No
 
|tbt1=No
 
|tbt1=No
 
|tbt2=No
 
|tbt2=No
 
|tbmt3=No
 
|tbmt3=No
 +
|tvb=No
 
|bpt=No
 
|bpt=No
 
|eist=No
 
|eist=No
Line 199: Line 175:
 
|flex=No
 
|flex=No
 
|fastmem=No
 
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 
|isrt=No
 
|isrt=No
 
|sba=No
 
|sba=No
Line 216: Line 199:
 
|securekey=No
 
|securekey=No
 
|osguard=No
 
|osguard=No
 +
|intqat=No
 +
|dlboost=No
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
 
|smartmp=No
 
|smartmp=No
 
|powernow=No
 
|powernow=No
−
|amdvi=Yes
+
|amdvi=No
−
|amdv=Yes
+
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 
|rvi=No
 
|rvi=No
 
|smt=Yes
 
|smt=Yes
 
|sensemi=Yes
 
|sensemi=Yes
 
|xfr=No
 
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 
}}
 
}}
  
−
* This model has partial {{amd|XFR}} support, allowing for an additional +50 MHz boost frequency.
+
* This model has partial {{amd|XFR}} support, allowing for an additional +[[amd xfr headroom::100]] MHz boost frequency.

Latest revision as of 05:42, 24 June 2024

Edit Values
AMD Ryzen 5 1600
General Info
DesignerAMD
ManufacturerGlobalFoundries
Model Number1600
Part NumberYD1600BBAEBOX,
YD1600BBM6IAE,
YD1600BBM6IAF,
YD1600BBAFBOX
MarketDesktop
IntroductionMarch 16, 2017 (announced)
April 11, 2017 (launched)
Release Price$219
ShopAmazon
General Specs
FamilyRyzen 5
SeriesRyzen
LockedNo
Frequency3,200 MHz
Turbo FrequencyYes
Turbo Frequency3,600 MHz (1 core),
3,600 MHz (2 cores),
3,300 MHz (3 cores),
3,300 MHz (4 cores),
3,300 MHz (5 cores),
3,300 MHz (6 cores)
Bus rate4 × 8 GT/s
Clock multiplier32
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen
ChipsetPromontory
Core NameSummit Ridge
Core Family23
Core Model1
Core SteppingB1
Process14 nm
Transistors4,800,000,000
TechnologyCMOS
Die213 mm²
Word Size64 bit
Cores6
Threads12
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP65 W
Packaging
PackageOPGA-1331
Package TypeOrganic Micro Pin Grid Array
Dimension40 mm × 40 mm
Pitch1 mm
Contacts1331
SocketSocket AM4

Ryzen 5 1600 is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by AMD in early 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1600 operates at a base frequency of 3.2 GHz with a TDP of 65 W and a Boost frequency of up to 3.6 GHz. This model is a less overclockable friendly version of the 1600X. This MPU supports up to 64 GiB of dual-channel DDR4-2666 ECC memory.

In December 2019 AMD silently launched a new variant, dubbed Ryzen 5 1600 "AF" (based on the changed SKU). It's based on the newer and improved Zen+ architecture and user testings suggest a slightly higher boost clock (3600Mhz compared to 3300MHz for original "AE") under multi-core load compared to the fresh-man 1600.

Cache[edit]

Main article: Zen § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$576 KiB
589,824 B
0.563 MiB
L1I$384 KiB
393,216 B
0.375 MiB
6x64 KiB4-way set associative 
L1D$192 KiB
196,608 B
0.188 MiB
6x32 KiB8-way set associativewrite-back
L2$3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
  6x512 KiB8-way set associativewrite-back
L3$16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
  2x8 MiB16-way set associative 

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3600
Supports ECCYes
Max Mem64 GiB
Controllers2
Channels2
Max Bandwidth39.74 GiB/s
40,693.76 MiB/s
42.671 GB/s
42,670.5 MB/s
0.0388 TiB/s
0.0427 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
[Edit] Memory Configurations
Dual Channel Single Rank 2 DIMMs DDR4-2666
4 DIMMs DDR4-2133
Double Rank 2 DIMMs DDR4-2400
4 DIMMs DDR4-1866

Expansions[edit]

The 1600 includes 20 PCIe lanes - 16 for a DGP and 4 for storage (NVMe or 2 ports SATA Express).

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes20
Configs1x16+1x4
USB
Revision3.0, 2.0
Ports4
Rate5 Gbit/s
UART
Ports4
SATA
Revision3.0
Ports4
GP I/O6 ports
  • eMMC, LPC, SMBus, SPI/eSPI

Audio[edit]

Support Azalia High Definition Audio

Graphics[edit]

This processor has no integrated graphics.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
SMTSimultaneous Multithreading
SenseMISenseMI Technology
  • This model has partial XFR support, allowing for an additional +100
    100 MHz
    0.1 GHz
    100,000 kHz
    MHz boost frequency.
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/ryzen_5/1600&oldid=102441"
Facts about "Ryzen 5 1600 - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Ryzen 5 1600 - AMD#io +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd sensemi technologytrue +
has ecc memory supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size576 KiB (589,824 B, 0.563 MiB) +
l1d$ description8-way set associative +
l1d$ size192 KiB (196,608 B, 0.188 MiB) +
l1i$ description4-way set associative +
l1i$ size384 KiB (393,216 B, 0.375 MiB) +
l2$ description8-way set associative +
l2$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +
l3$ description16-way set associative +
l3$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
max memory bandwidth39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) +
max memory channels2 +
max pcie lanes20 +
supported memory typeDDR4-3200 +