From WikiChip
Difference between revisions of "intel/core m/m3-7y30"
< intel‎ | core m

(updated memory controller)
 
(19 intermediate revisions by 5 users not shown)
Line 1: Line 1:
 
{{intel title|Core M3-7Y30}}
 
{{intel title|Core M3-7Y30}}
−
{{mpu
+
{{chip
−
| name               = Core M3-7Y30
+
|name=Core M3-7Y30
−
| no image           = Yes
+
|image=kaby lake y (front).png
−
| image              =  
+
|image size=250px
−
| image size         =
+
|designer=Intel
−
| caption            =  
+
|manufacturer=Intel
−
| designer           = Intel
+
|model number=M3-7Y30
−
| manufacturer       = Intel
+
|part number=HE8067702739824
−
| model number       = M3-7Y30
+
|s-spec=SR2ZY
−
| part number         = HE8067702739824
+
|s-spec 2=SR347
−
| part number 1      =
+
|market=Mobile
−
| part number 2      =
+
|first announced=August 30, 2016
−
| s-spec             = SR2ZY
+
|first launched=August 30, 2016
−
| s-spec 2           = SR347
+
|release price=$281.00
−
| market             = Mobile
+
|family=Core M3
−
| first announced     = August 30, 2016
+
|series=m3-7Y
−
| first launched     = August 30, 2016
+
|locked=Yes
−
| last order          =
+
|frequency=1,000 MHz
−
| last shipment      =
+
|turbo frequency1=2,600 MHz
−
| release price       = $281.00
+
|turbo frequency=Yes
−
 
+
|bus type=OPI
−
| family             = Core M3
+
|bus rate=4 GT/s
−
| series             = m3-7Y
+
|clock multiplier=10
−
| locked             = Yes
+
|isa=x86-64
−
| frequency           = 1,000 MHz
+
|isa family=x86
−
| turbo frequency    = Yes
+
|microarch=Kaby Lake
−
| turbo frequency1   = 2,600 MHz
+
|platform=Kaby Lake
−
| turbo frequency2    =
+
|core name=Kaby Lake Y
−
| turbo frequency3    =
+
|core family=6
−
| turbo frequency4    =  
+
|core model=142
−
| bus type           = OPI
+
|core stepping=H0
−
| bus speed          =
+
|process=14 nm
−
| bus rate           = 4 GT/s
+
|technology=CMOS
−
| bus links          =
+
|word size=64 bit
−
| clock multiplier   = 10
+
|core count=2
−
| cpuid              =
+
|thread count=4
−
 
+
|max cpus=1
−
| isa family          = x86
+
|max memory=16 GiB
−
| isa                 = x86-64
+
|v core min=0.55 V
−
| microarch           = Kaby Lake
+
|v core max=1.52 V
−
| platform           = Kaby Lake
+
|tdp=4.5 W
−
| chipset            = Sunrise Point
+
|ctdp down=3.75 W
−
| chipset 2          = Union Point
+
|ctdp down frequency=600 MHz
−
| core name           = Kaby Lake Y
+
|ctdp up=7 W
−
| core family         = 6
+
|ctdp up frequency=1,600 MHz
−
| core model         = 142
+
|tjunc min=0 °C
−
| core stepping       = H0
+
|tjunc max=100 °C
−
| core stepping 2    =
+
|tstorage min=-25 °C
−
| process             = 14 nm
+
|tstorage max=125 °C
−
| transistors        =
+
|package name 1=intel,fcbga_1515
−
| technology         = CMOS
 
−
| die area            =
 
−
| die width          =
 
−
| die length          =
 
−
| word size           = 64 bit
 
−
| core count         = 2
 
−
| thread count       = 4
 
−
| max cpus           = 1
 
−
| max memory         = 16 GiB
 
−
 
 
−
| electrical          = Yes
 
−
| v core min         = 0.55 V
 
−
| v core max         = 1.52 V
 
−
| sdp                =
 
−
| tdp                 = 4.5 W
 
−
| tdp typical        =
 
−
| ctdp down           = 3.75 W
 
−
| ctdp down frequency = 600 MHz
 
−
| ctdp up             = 7 W
 
−
| ctdp up frequency   = 1,600 MHz
 
−
| tjunc min           = 0 °C
 
−
| tjunc max           = 100 °C
 
−
| tcase min          =
 
−
| tcase max          =
 
−
| tstorage min       = -25 °C
 
−
| tstorage max       = 125 °C
 
−
| tambient min        =
 
−
| tambient max        =
 
−
 
 
−
| packaging          = Yes
 
−
| package 0          = FCBGA-1515
 
−
| package 0 type      = FCBGA
 
−
| package 0 pins      = 1515
 
−
| package 0 pitch    = 0.4 mm
 
−
| package 0 width    = 20 mm
 
−
| package 0 length    = 16.5 mm
 
−
| package 0 height    =
 
−
| socket 0            = BGA-1515
 
−
| socket 0 type      = BGA
 
 
}}
 
}}
−
'''Core M3-7Y30''' is a {{arch|64}} [[dual-core]] low-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in mid-[[2016]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The M3-7Y30 operates at 1 GHz with a TDP of 4.5 W supporting a {{intel|Turbo Boost}} frequency of 2.6 GHz. The processor supports up to 16 GiB of dual-channel non-ECC LPDDR3-1866 memory and incorporates Intel's {{intel|HD Graphics 615}} [[IGP]] operating at 300 MHz with a burst frequency of 900 MHz.
+
'''Core M3-7Y30''' is a {{arch|64}} [[dual-core]] low-end performance ultra-low power [[x86]] mobile microprocessor introduced by [[Intel]] in mid-[[2016]]. This chip, which is based on the {{intel|Kaby Lake|l=arch}} microarchitecture, is fabricated on Intel's [[14 nm process|14nm+ process]]. The M3-7Y30 operates at 1 GHz with a TDP of 4.5 W supporting a {{intel|Turbo Boost}} frequency of 2.6 GHz. The processor supports up to 16 GiB of dual-channel non-ECC LPDDR3-1866 memory and incorporates Intel's {{intel|HD Graphics 615}} [[IGP]] operating at 300 MHz with a burst frequency of 900 MHz.
  
 +
This specific model has a configurable TDP-down of 3.75 W with a frequency of 600 MHz and a configurable TDP-up of 7 W with a frequency of 1.6 GHz.
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
 
{{main|intel/microarchitectures/kaby_lake#Memory_Hierarchy|l1=Kaby Lake § Cache}}
Line 99: Line 61:
 
|l1i break=2x32 KiB
 
|l1i break=2x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
−
|l1i policy=write-back
 
 
|l1d cache=64 KiB
 
|l1d cache=64 KiB
 
|l1d break=2x32 KiB
 
|l1d break=2x32 KiB
Line 125: Line 86:
 
|bandwidth schan=13.9 GiB/s
 
|bandwidth schan=13.9 GiB/s
 
|bandwidth dchan=27.81 GiB/s
 
|bandwidth dchan=27.81 GiB/s
 +
}}
 +
 +
== Expansions ==
 +
{{expansions
 +
| pcie revision      = 3.0
 +
| pcie lanes        = 10
 +
| pcie config        = 1x4
 +
| pcie config 2      = 2x2
 +
| pcie config 3      = 1x2+2x1
 +
| pcie config 4      = 4x1
 
}}
 
}}
  
 
== Graphics ==
 
== Graphics ==
−
{{integrated graphic
+
{{integrated graphics
−
| gpu                = Intel HD Graphics 615
+
| gpu                = HD Graphics 615
 
| device id          = 0x591E
 
| device id          = 0x591E
 +
| designer            = Intel
 
| execution units    = 24
 
| execution units    = 24
−
| displays           = 3
+
| max displays       = 3
 +
| max memory          = 16 GiB
 
| frequency          = 300 MHz
 
| frequency          = 300 MHz
 
| max frequency      = 900 MHz
 
| max frequency      = 900 MHz
−
| max memory          = 16 GB
 
  
 
| output crt          =  
 
| output crt          =  
Line 146: Line 118:
 
| output dvi          = Yes
 
| output dvi          = Yes
  
−
| directx ver         = 12
+
| directx ver       = 12
−
| opengl ver         = 4.4
+
| opengl ver         = 4.4
−
| opencl ver         = 2.0
+
| opencl ver         = 2.0
−
| opengl es ver      =
+
| hdmi ver           = 1.4a
−
| hdmi ver           = 1.4a
+
| dp ver            = 1.2
−
| dvi ver            =
+
| edp ver           = 1.4
−
| dsi ver            =
+
| max res hdmi       = 4096x2304
−
| vulkan ver          =
+
| max res hdmi freq = 24 Hz
−
| dp ver              = 1.2
+
| max res dp         = 4096x2304
−
| edp ver             = 1.3
+
| max res dp freq    = 60 Hz
−
 
+
| max res edp       = 4096x2304
−
| max res hdmi       = 4096x2304
+
| max res edp freq   = 60 Hz
−
| max res hdmi freq   = 24 Hz
+
| max res vga       =  
−
| max res dvi         =  
+
| max res vga freq   =  
−
| max res dvi freq    =
 
−
| max res dsi        =
 
−
| max res dsi freq    =
 
−
| max res dp          = 3840x2160
 
−
| max res dp freq    = 60 Hz
 
−
| max res dp 2        = 2880x1800
 
−
| max res dp 2 freq  = 60 Hz
 
−
| max res edp        = 3840x2160
 
−
| max res edp freq    = 60 Hz
 
−
| max res edp 2      = 3840x2160
 
−
| max res edp 2 freq = 60 Hz
 
−
| max res vga         =  
 
−
| max res vga freq   =
 
  
−
| intel quick sync   = Yes
+
| features            = Yes
−
| intel intru 3d     = Yes
+
| intel quick sync     = Yes
−
| intel insider     = Yes
+
| intel intru 3d       = Yes
−
| intel widi         = Yes
+
| intel insider       =  
−
| intel fdi         =  
+
| intel widi           =  
−
| intel clear video = Yes
+
| intel fdi           =  
 +
| intel clear video   = Yes
 +
| intel clear video hd = Yes
 
}}
 
}}
 +
{{kaby lake hardware accelerated video table|col=1}}
  
−
== Expansions ==
+
== Features ==  
−
{{mpu expansions
+
{{x86 features
−
| pcie revision      = 3.0
+
|real=Yes
−
| pcie lanes        = 10
+
|protected=Yes
−
| pcie config        = 1x4
+
|smm=Yes
−
| pcie config 1      = 2x2
+
|fpu=Yes
−
| pcie config 2      = 1x2+2x1
+
|x8616=Yes
−
| pcie config 3      = 4x16x1
+
|x8632=Yes
−
}}
+
|x8664=Yes
 +
|nx=Yes
 +
|3dnow=No
 +
|e3dnow=No
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=Yes
 +
|avx=Yes
 +
|avx2=Yes
  
−
== Features ==  
+
|abm=Yes
−
{{mpu features
+
|tbm=No
−
| em64t      = Yes
+
|bmi1=Yes
−
| nx          = Yes
+
|bmi2=Yes
−
| txt        =  
+
|fma3=Yes
−
| tsx        =  
+
|fma4=No
−
| vpro        =  
+
|aes=Yes
−
| ht          = Yes
+
|rdrand=Yes
−
| tbt1       =
+
|sha=No
−
| tbt2       = Yes
+
|xop=No
−
| bpt        =  
+
|adx=Yes
−
| vt-x        = Yes
+
|clmul=Yes
−
| vt-d        = Yes
+
|f16c=Yes
−
| ept        = Yes
+
|tbt1=No
−
| mmx        = Yes
+
|tbt2=Yes
−
| sse        = Yes
+
|tbmt3=No
−
| sse2        = Yes
+
|bpt=No
−
| sse3        = Yes
+
|eist=Yes
−
| ssse3      = Yes
+
|sst=Yes
−
| sse4        = Yes
+
|flex=Yes
−
| sse4.1      = Yes
+
|fastmem=No
−
| sse4.2      = Yes
+
|isrt=Yes
−
| aes        = Yes
+
|sba=No
−
| pclmul      = Yes
+
|mwt=Yes
−
| avx        = Yes
+
|sipp=No
−
| avx2        = Yes
+
|att=No
−
| bmi        = Yes
+
|ipt=No
−
| bmi1        = Yes
+
|tsx=No
−
| bmi2        = Yes
+
|txt=No
−
| f16c        = Yes
+
|ht=Yes
−
| fma3        = Yes
+
|vpro=No
−
| mpx        = Yes
+
|vtx=Yes
−
| sgx        = Yes
+
|vtd=Yes
−
| eist        = Yes
+
|ept=Yes
−
| secure key  = Yes
+
|mpx=Yes
−
| os guard    = Yes
+
|sgx=Yes
−
| intel at    =  
+
|securekey=Yes
 +
|osguard=Yes
 +
|smartmp=No
 +
|powernow=No
 +
|amdv=No
 +
|rvi=No
 
}}
 
}}

Latest revision as of 16:58, 28 August 2018

Edit Values
Core M3-7Y30
kaby lake y (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberM3-7Y30
Part NumberHE8067702739824
S-SpecSR2ZY, SR347
MarketMobile
IntroductionAugust 30, 2016 (announced)
August 30, 2016 (launched)
Release Price$281.00
ShopAmazon
General Specs
FamilyCore M3
Seriesm3-7Y
LockedYes
Frequency1,000 MHz
Turbo FrequencyYes
Turbo Frequency2,600 MHz (1 core)
Bus typeOPI
Bus rate4 GT/s
Clock multiplier10
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureKaby Lake
PlatformKaby Lake
Core NameKaby Lake Y
Core Family6
Core Model142
Core SteppingH0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores2
Threads4
Max Memory16 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore0.55 V-1.52 V
TDP4.5 W
cTDP down3.75 W
cTDP down frequency600 MHz
cTDP up7 W
cTDP up frequency1,600 MHz
Tjunction0 °C – 100 °C
Tstorage-25 °C – 125 °C
Packaging
PackageFCBGA-1515 (BGA)
Dimension20 mm × 16.5 mm × 0.5 mm
Pitch0.4 mm
Contacts1515

Core M3-7Y30 is a 64-bit dual-core low-end performance ultra-low power x86 mobile microprocessor introduced by Intel in mid-2016. This chip, which is based on the Kaby Lake microarchitecture, is fabricated on Intel's 14nm+ process. The M3-7Y30 operates at 1 GHz with a TDP of 4.5 W supporting a Turbo Boost frequency of 2.6 GHz. The processor supports up to 16 GiB of dual-channel non-ECC LPDDR3-1866 memory and incorporates Intel's HD Graphics 615 IGP operating at 300 MHz with a burst frequency of 900 MHz.

This specific model has a configurable TDP-down of 3.75 W with a frequency of 600 MHz and a configurable TDP-up of 7 W with a frequency of 1.6 GHz.

Cache[edit]

Main article: Kaby Lake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associativewrite-back
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB4-way set associativewrite-back
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  2x2 MiB12-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3L-1600, LPDDR3-1866
Supports ECCNo
Max Mem16 GiB
Controllers1
Channels2
Max Bandwidth27.81 GiB/s
28,477.44 MiB/s
29.861 GB/s
29,860.76 MB/s
0.0272 TiB/s
0.0299 TB/s
Bandwidth
Single 13.9 GiB/s
Double 27.81 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes10
Configs1x4, 2x2, 1x2+2x1, 4x1


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUHD Graphics 615
DesignerIntelDevice ID0x591E
Execution Units24Max Displays3
Max Memory16 GiB
16,384 MiB
16,777,216 KiB
17,179,869,184 B
Frequency300 MHz
0.3 GHz
300,000 KHz
Burst Frequency900 MHz
0.9 GHz
900,000 KHz
OutputDP, eDP, HDMI, DVI
Max Resolution
HDMI4096x2304 @24 Hz
DP4096x2304 @60 Hz
eDP4096x2304 @60 Hz
Standards
DirectX12
OpenGL4.4
OpenCL2.0
DP1.2
eDP1.4
HDMI1.4a
Additional Features
Intel Quick Sync Video
Intel InTru 3D
Intel Clear Video
Intel Clear Video HD

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
MPXMemory Protection Extensions
SGXSoftware Guard Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
Flex MemoryFlex Memory Access
ISRTSmart Response Technology
MWTMy WiFi Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_m/m3-7y30&oldid=81876"
Facts about "Core M3-7Y30 - Intel"
RDF feed
device id0x591E +
has featureintegrated gpu +
integrated gpuIntel HD Graphics 615 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency900 MHz (0.9 GHz, 900,000 KHz) +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +