From WikiChip
Difference between revisions of "intel/core i7/i7-640lm"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(3 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i7-640LM}} | {{intel title|Core i7-640LM}} | ||
− | {{ | + | {{chip |
| name = Intel Core i7-640LM | | name = Intel Core i7-640LM | ||
| no image = yes | | no image = yes | ||
Line 10: | Line 10: | ||
| model number = i7-640LM | | model number = i7-640LM | ||
| part number = CN80617003885AE | | part number = CN80617003885AE | ||
− | | part number | + | | part number 2 = |
| market = Mobile | | market = Mobile | ||
| first announced = January 7, 2010 | | first announced = January 7, 2010 | ||
Line 57: | Line 57: | ||
| max memory = 8 GiB | | max memory = 8 GiB | ||
− | + | ||
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
Line 166: | Line 166: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No |
Latest revision as of 16:22, 13 December 2017
Edit Values | ||||||||||
Intel Core i7-640LM | ||||||||||
General Info | ||||||||||
Designer | Intel | |||||||||
Manufacturer | Intel | |||||||||
Model Number | i7-640LM | |||||||||
Part Number | CN80617003885AE | |||||||||
S-Spec | SLBMK, SLBSV | |||||||||
Market | Mobile | |||||||||
Introduction | January 7, 2010 (announced) January 7, 2010 (launched) | |||||||||
Release Price | $332.00 | |||||||||
Shop | Amazon | |||||||||
General Specs | ||||||||||
Family | Core i7 | |||||||||
Series | i7-600 | |||||||||
Locked | Yes | |||||||||
Frequency | 2,133.33 MHz | |||||||||
Turbo Frequency | Yes | |||||||||
Turbo Frequency | 2,933.33 MHz (1 core), 2,666.66 MHz (2 cores) | |||||||||
Bus type | DMI 1.0 | |||||||||
Bus rate | 1 × 2.5 GT/s | |||||||||
Clock multiplier | 16 | |||||||||
Microarchitecture | ||||||||||
ISA | x86-64 (x86) | |||||||||
Microarchitecture | Westmere | |||||||||
Platform | Calpella | |||||||||
Chipset | Ibex Peak | |||||||||
Core Name | Arrandale | |||||||||
Core Family | 6 | |||||||||
Core Model | 37 | |||||||||
Core Stepping | C2, K0 | |||||||||
Process | 32 nm | |||||||||
Transistors | 382,000,000 | |||||||||
Technology | CMOS | |||||||||
Die | 81 mm² | |||||||||
Word Size | 64 bit | |||||||||
Cores | 2 | |||||||||
Threads | 4 | |||||||||
Max Memory | 8 GiB | |||||||||
Multiprocessing | ||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||
Electrical | ||||||||||
TDP | 25 W | |||||||||
Tjunction | 0 °C – 105 °C | |||||||||
Packaging | ||||||||||
|
Core i7-640LM is a 64-bit dual-core x86-64 mobile microprocessor designed by Intel and introduced in early 2010. This chip is a first-generation Core i7 processor based on the Westmere microarchitecture and is manufactured on a 32 nm process. This processor operated at a based frequency of 2.13 GHz with a turbo frequency of 2.93 GHz and a TDP of 25 W. This MPU came with a HD Graphics (Ironlake) IGP operating at 266 MHz with a max burst frequency of 566 MHz.
Cache[edit]
- Main article: Westmere § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Graphics[edit]
![]() |
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-640LM - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-640LM - Intel#io + |
device id | 0x0046 + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Flex Memory Access + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 1 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
integrated gpu | HD Graphics (Ironlake) + |
integrated gpu base frequency | 266 MHz (0.266 GHz, 266,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 566 MHz (0.566 GHz, 566,000 KHz) + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
max memory bandwidth | 15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR3-1066 + |