From WikiChip
Difference between revisions of "cavium/octeon/cn3120-550bg868-nsp"
(Created page with "{{cavium title|CN3120-550 NSP}} {{mpu | name = Cavium CN3120-550 NSP | no image = | image = octeon cn31xx.png | image size =...") |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(13 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{cavium title|CN3120-550 NSP}} | {{cavium title|CN3120-550 NSP}} | ||
− | {{ | + | {{chip |
| name = Cavium CN3120-550 NSP | | name = Cavium CN3120-550 NSP | ||
| no image = | | no image = | ||
Line 8: | Line 8: | ||
| designer = Cavium | | designer = Cavium | ||
| manufacturer = TSMC | | manufacturer = TSMC | ||
− | | model number = CN3120 | + | | model number = CN3120-550 NSP |
| part number = CN3120-550BG868-NSP | | part number = CN3120-550BG868-NSP | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Embedded | | market = Embedded | ||
| first announced = January 30, 2006 | | first announced = January 30, 2006 | ||
Line 18: | Line 18: | ||
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
− | | release price = | + | | release price = $125.00 |
| family = OCTEON | | family = OCTEON | ||
Line 52: | Line 52: | ||
| max memory addr = | | max memory addr = | ||
− | + | ||
− | | power = | + | | power = 7 W |
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
Line 78: | Line 78: | ||
| tambient max = | | tambient max = | ||
− | | | + | |package module 1={{packages/cavium/hsbga-868}} |
− | | | + | }} |
− | | | + | The '''CN3120-550 NSP''' is a {{arch|64}} [[dual-core]] [[MIPS]] network service [[microprocessor]] (NSP) designed by [[Cavium]] and introduced in [[2006]]. This processor, which incorporates a two {{cavium|cnMIPS|l=arch}} cores, operates at 555 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network services such as [[encryption]], [[compression]] & decompression, [[RegEx]] engine, [[TCP]], and [[QoS]]. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory. |
− | | | + | |
− | | | + | == Cache == |
− | | | + | {{main|cavium/microarchitectures/cnmips#Memory_Hierarchy|l1=cnMIPS § Cache}} |
− | | | + | {{cache size |
− | | | + | |l1 cache=80 KiB |
− | | | + | |l1i cache=64 KiB |
− | | | + | |l1i break=2x32 KiB |
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=16 KiB | ||
+ | |l1d break=2x8 KiB | ||
+ | |l1d desc=64-way set associative | ||
+ | |l1d policy=Write-through | ||
+ | |l2 cache=256 KiB | ||
+ | |l2 break=1x256 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR2-667 | ||
+ | |ecc=Yes | ||
+ | |max mem=4 GiB | ||
+ | |controllers=1 | ||
+ | |channels=1 | ||
+ | |width=64 bit | ||
+ | |max bandwidth=4.97 GiB/s | ||
+ | |bandwidth schan=4.97 GiB/s | ||
+ | }} | ||
+ | |||
+ | Optional low-latency controller for content-based processing and meta data | ||
+ | |||
+ | {{memory controller | ||
+ | |type=DDR2-667 | ||
+ | |ecc=Yes | ||
+ | |max mem=2 GiB | ||
+ | |controllers=1 | ||
+ | |channels=1 | ||
+ | |width=16 bit | ||
+ | |max bandwidth=1.24 GiB/s | ||
+ | |bandwidth schan=1.24 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | |pcix width=32 bit | ||
+ | |pcix clock=100 MHz | ||
+ | |pcix rate=381.5 MiB/s | ||
+ | |pci extra=host or slave | ||
+ | |usb revision=2.0 | ||
+ | |usb ports=1 | ||
+ | |usb rate=60 MB/s | ||
+ | |usb extra=host / PHY | ||
+ | |uart=yes | ||
+ | |uart ports=2 | ||
+ | |gp io=Yes | ||
+ | }} | ||
+ | |||
+ | == Networking == | ||
+ | {{network | ||
+ | |mii opts=Yes | ||
+ | |rgmii=yes | ||
+ | |rgmii ports=3 | ||
+ | |gmii=yes | ||
+ | |gmii ports=1 | ||
+ | |pcm=Yes | ||
+ | }} | ||
+ | |||
+ | == Hardware Accelerators == | ||
+ | {{accelerators | ||
+ | |encryption=Yes | ||
+ | |encryption type=DES, 3DES, AES up to 256 bit, SHA1, SHA-2 up to SHA-512, RSA, DH | ||
+ | |regex=Yes | ||
+ | |regex feature=8 Engines | ||
+ | |compression=Yes | ||
+ | |decompression=Yes | ||
+ | |tcp=Yes | ||
+ | |qos=Yes | ||
}} | }} | ||
+ | |||
+ | == Block diagram == | ||
+ | [[File:octeon cn31xx block diagram.png|750px]] | ||
+ | |||
+ | == Datasheet == | ||
+ | * [[:File:octeon cn31xx product brief.pdf|OCTEON CN31XX Single- and Dual-Core Product Brief]] |
Latest revision as of 16:11, 13 December 2017
Edit Values | |||||||
Cavium CN3120-550 NSP | |||||||
General Info | |||||||
Designer | Cavium | ||||||
Manufacturer | TSMC | ||||||
Model Number | CN3120-550 NSP | ||||||
Part Number | CN3120-550BG868-NSP | ||||||
Market | Embedded | ||||||
Introduction | January 30, 2006 (announced) May 1, 2006 (launched) | ||||||
Release Price | $125.00 | ||||||
General Specs | |||||||
Family | OCTEON | ||||||
Series | CN3100 | ||||||
Frequency | 550 MHz | ||||||
Microarchitecture | |||||||
ISA | MIPS64 (MIPS) | ||||||
Microarchitecture | cnMIPS | ||||||
Core Name | cnMIPS | ||||||
Process | 130 nm | ||||||
Technology | CMOS | ||||||
Word Size | 64 bit | ||||||
Cores | 2 | ||||||
Threads | 2 | ||||||
Max Memory | 4 GiB | ||||||
Multiprocessing | |||||||
Max SMP | 1-Way (Uniprocessor) | ||||||
Electrical | |||||||
Power dissipation | 7 W | ||||||
Packaging | |||||||
|
The CN3120-550 NSP is a 64-bit dual-core MIPS network service microprocessor (NSP) designed by Cavium and introduced in 2006. This processor, which incorporates a two cnMIPS cores, operates at 555 MHz and dissipates 7 Watts. This processor includes a number of hardware accelerators for network services such as encryption, compression & decompression, RegEx engine, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.
Contents
Cache[edit]
- Main article: cnMIPS § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Optional low-latency controller for content-based processing and meta data
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||||||||||||||||||
|
Networking[edit]
Networking
|
||||||||
|
Hardware Accelerators[edit]
[Edit/Modify Accelerators Info]
Hardware Accelerators
|
||||||||||||||||||||||||
|
Block diagram[edit]
Datasheet[edit]
Facts about "CN3120-550 NSP - Cavium"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | CN3120-550 NSP - Cavium#package + |
base frequency | 550 MHz (0.55 GHz, 550,000 kHz) + |
core count | 2 + |
core name | cnMIPS + |
designer | Cavium + |
family | OCTEON + |
first announced | January 30, 2006 + |
first launched | May 1, 2006 + |
full page name | cavium/octeon/cn3120-550bg868-nsp + |
has ecc memory support | true + |
has hardware accelerators for cryptography | true + |
has hardware accelerators for data compression | true + |
has hardware accelerators for data decompression | true + |
has hardware accelerators for network quality of service processing | true + |
has hardware accelerators for regular expression | true + |
has hardware accelerators for tcp packet processing | true + |
instance of | microprocessor + |
isa | MIPS64 + |
isa family | MIPS + |
l1$ size | 80 KiB (81,920 B, 0.0781 MiB) + |
l1d$ description | 64-way set associative + |
l1d$ size | 16 KiB (16,384 B, 0.0156 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
ldate | May 1, 2006 + |
main image | + |
manufacturer | TSMC + |
market segment | Embedded + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max memory bandwidth | 4.97 GiB/s (5,089.28 MiB/s, 5.336 GB/s, 5,336.497 MB/s, 0.00485 TiB/s, 0.00534 TB/s) + and 1.24 GiB/s (1,269.76 MiB/s, 1.331 GB/s, 1,331.44 MB/s, 0.00121 TiB/s, 0.00133 TB/s) + |
max memory channels | 1 + |
microarchitecture | cnMIPS + |
model number | CN3120-550 NSP + |
name | Cavium CN3120-550 NSP + |
package | HSBGA-868 + |
part number | CN3120-550BG868-NSP + |
power dissipation | 7 W (7,000 mW, 0.00939 hp, 0.007 kW) + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
release price | $ 125.00 (€ 112.50, £ 101.25, ¥ 12,916.25) + |
series | CN3100 + |
smp max ways | 1 + |
supported memory type | DDR2-667 + |
technology | CMOS + |
thread count | 2 + |
word size | 64 bit (8 octets, 16 nibbles) + |