From WikiChip
Difference between revisions of "intel/core i7/i7-620lm"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(6 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i7-620LM}} | {{intel title|Core i7-620LM}} | ||
− | {{ | + | {{chip |
| name = Intel Core i7-620LM | | name = Intel Core i7-620LM | ||
| no image = yes | | no image = yes | ||
Line 34: | Line 34: | ||
| cpuid = | | cpuid = | ||
+ | | isa family = x86 | ||
+ | | isa = x86-64 | ||
| microarch = Westmere | | microarch = Westmere | ||
| platform = Calpella | | platform = Calpella | ||
Line 54: | Line 56: | ||
| max memory = 8 GiB | | max memory = 8 GiB | ||
− | + | ||
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
Line 70: | Line 72: | ||
| tambient max = | | tambient max = | ||
− | + | | package module 1 = {{packages/intel/bga-1288}} | |
− | |||
− | |||
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
'''Core i7-620LM''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 2 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 2.8 GHz and a TDP of 25 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 266 MHz with a max burst frequency of 566 MHz. | '''Core i7-620LM''' is a {{arch|64}} [[dual-core]] [[x86-64]] mobile microprocessor designed by [[Intel]] and introduced in early [[2010]]. This chip is a first-generation {{intel|Core i7}} processor based on the {{intel|Westmere|l=arch}} microarchitecture and is manufactured on a [[32 nm process]]. This processor operated at a based frequency of 2 GHz with a {{intel|Turbo Boost Technology|turbo frequency}} of 2.8 GHz and a TDP of 25 W. This MPU came with a {{intel|HD Graphics (Ironlake)}} [[IGP]] operating at 266 MHz with a max burst frequency of 566 MHz. | ||
Line 123: | Line 116: | ||
| pcie lanes = 16 | | pcie lanes = 16 | ||
| pcie config = 1x16 | | pcie config = 1x16 | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = HD Graphics (Ironlake) | ||
+ | | device id = 0x0046 | ||
+ | | designer = Intel | ||
+ | | execution units = 12 | ||
+ | | max displays = 2 | ||
+ | | max memory = | ||
+ | | frequency = 266 MHz | ||
+ | | max frequency = 566 MHz | ||
+ | |||
+ | | directx ver = 10.1 | ||
+ | | opengl ver = 2.1 | ||
+ | |||
+ | | features = Yes | ||
+ | | intel quick sync = | ||
+ | | intel intru 3d = | ||
+ | | intel insider = | ||
+ | | intel widi = | ||
+ | | intel fdi = Yes | ||
+ | | intel clear video = Yes | ||
+ | | intel clear video hd = Yes | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=No | ||
+ | |avx2=No | ||
+ | |||
+ | |abm=No | ||
+ | |tbm=No | ||
+ | |bmi1=No | ||
+ | |bmi2=No | ||
+ | |fma3=No | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=No | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=No | ||
+ | |clmul=No | ||
+ | |f16c=No | ||
+ | |tbt1=Yes | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |flex=Yes | ||
+ | |fastmem=Yes | ||
+ | |isrt=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=Yes | ||
+ | |ht=Yes | ||
+ | |vpro=Yes | ||
+ | |vtx=Yes | ||
+ | |vtd=Yes | ||
+ | |ept=Yes | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdv=No | ||
+ | |rvi=No | ||
}} | }} |
Latest revision as of 16:22, 13 December 2017
Edit Values | ||||||||||
Intel Core i7-620LM | ||||||||||
General Info | ||||||||||
Designer | Intel | |||||||||
Manufacturer | Intel | |||||||||
Model Number | i7-620LM | |||||||||
Part Number | CN80617003879AD | |||||||||
S-Spec | SLBML, SLBSU | |||||||||
Market | Mobile | |||||||||
Introduction | January 7, 2010 (announced) January 7, 2010 (launched) | |||||||||
Release Price | $300.00 | |||||||||
Shop | Amazon | |||||||||
General Specs | ||||||||||
Family | Core i7 | |||||||||
Series | i7-600 | |||||||||
Locked | Yes | |||||||||
Frequency | 1,999.99 MHz | |||||||||
Turbo Frequency | Yes | |||||||||
Turbo Frequency | 2,799.99 MHz (1 core), 2,533.33 MHz (2 cores) | |||||||||
Bus type | DMI 1.0 | |||||||||
Bus rate | 1 × 2.5 GT/s | |||||||||
Clock multiplier | 15 | |||||||||
Microarchitecture | ||||||||||
ISA | x86-64 (x86) | |||||||||
Microarchitecture | Westmere | |||||||||
Platform | Calpella | |||||||||
Chipset | Ibex Peak | |||||||||
Core Name | Arrandale | |||||||||
Core Family | 6 | |||||||||
Core Model | 37 | |||||||||
Core Stepping | C2, K0 | |||||||||
Process | 32 nm | |||||||||
Transistors | 382,000,000 | |||||||||
Technology | CMOS | |||||||||
Die | 81 mm² | |||||||||
Word Size | 64 bit | |||||||||
Cores | 2 | |||||||||
Threads | 4 | |||||||||
Max Memory | 8 GiB | |||||||||
Multiprocessing | ||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||
Electrical | ||||||||||
TDP | 25 W | |||||||||
Tjunction | 0 °C – 105 °C | |||||||||
Packaging | ||||||||||
|
Core i7-620LM is a 64-bit dual-core x86-64 mobile microprocessor designed by Intel and introduced in early 2010. This chip is a first-generation Core i7 processor based on the Westmere microarchitecture and is manufactured on a 32 nm process. This processor operated at a based frequency of 2 GHz with a turbo frequency of 2.8 GHz and a TDP of 25 W. This MPU came with a HD Graphics (Ironlake) IGP operating at 266 MHz with a max burst frequency of 566 MHz.
Cache[edit]
- Main article: Westmere § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Graphics[edit]
![]() |
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i7-620LM - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i7-620LM - Intel#io + |
has ecc memory support | false + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
max memory bandwidth | 15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR3-1066 + |