From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6600"
(Created page with "{{qualcomm title|MSM6600}} {{mpu | name = Qualcomm MSM6600 | no image = yes | image = | image size = | caption =...") |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(9 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
{{qualcomm title|MSM6600}} | {{qualcomm title|MSM6600}} | ||
− | {{ | + | {{chip |
| name = Qualcomm MSM6600 | | name = Qualcomm MSM6600 | ||
− | | no image = | + | | no image = |
− | | image = | + | | image = msm6600 lowres.jpg |
| image size = | | image size = | ||
| caption = | | caption = | ||
| designer = Qualcomm | | designer = Qualcomm | ||
+ | | designer 2 = ARM Holdings | ||
| manufacturer = TSMC | | manufacturer = TSMC | ||
| manufacturer 2 = IBM | | manufacturer 2 = IBM | ||
Line 18: | Line 19: | ||
| last shipment = | | last shipment = | ||
| release price = | | release price = | ||
+ | |||
+ | | family = MSM6xxx | ||
+ | | series = MSM | ||
+ | | locked = Yes | ||
+ | | frequency = | ||
+ | | bus type = AMBA 2 | ||
+ | | bus speed = | ||
+ | | bus rate = | ||
+ | | bus links = | ||
+ | | clock multiplier = | ||
+ | |||
+ | | microarch = ARM9 | ||
+ | | platform = | ||
+ | | chipset = MSM6xxx | ||
+ | | core name = ARM926EJ-S | ||
+ | | core family = | ||
+ | | core model = | ||
+ | | core stepping = | ||
+ | | process = | ||
+ | | transistors = | ||
+ | | technology = CMOS | ||
+ | | die area = <!-- XX mm² --> | ||
+ | | die width = | ||
+ | | die length = | ||
+ | | word size = | ||
+ | | core count = 1 | ||
+ | | thread count = 1 | ||
+ | | max cpus = 1 | ||
+ | | max memory = 4 GiB | ||
+ | | max memory addr = 0xFFFFFFFF | ||
+ | |||
+ | | electrical = <!-- put Yes if electrical info is added --> | ||
+ | | power = <!-- power consumption --> | ||
+ | | v core = | ||
+ | | v core tolerance = | ||
+ | | v io = | ||
+ | | v io tolerance = | ||
+ | | sdp = | ||
+ | | tdp = | ||
+ | | tdp typical = | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | temp min = <!-- use TJ/TC whenever possible instead --> | ||
+ | | temp max = | ||
+ | | tjunc min = <!-- .. °C --> | ||
+ | | tjunc max = | ||
+ | | tcase min = | ||
+ | | tcase max = | ||
+ | | tstorage min = | ||
+ | | tstorage max = | ||
+ | | tambient min = | ||
+ | | tambient max = | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package 0 = CSP-409 | ||
+ | | package 0 type = CSP | ||
+ | | package 0 pins = 409 | ||
+ | | package 0 pitch = 0.5 mm | ||
+ | | package 0 width = 14 mm | ||
+ | | package 0 length = 14 mm | ||
+ | | package 0 height = 0.7 mm | ||
}} | }} | ||
− | '''MSM6600''' is a {{arch|32}} [[ARM]] [[system-on-chip]] developed by [[Qualcomm]] and introduced in [[2003]] for the mobile market. | + | '''MSM6600''' is a {{arch|32}} [[ARM]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2003]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Enhanced Multimedia Platform]] offering support for the most advanced features such as security, position-location, camera & imaging, audio, video, streaming, and conferencing. |
+ | |||
+ | == Cache == | ||
+ | {{main|arm holdings/microarchitectures/ARM7#Memory_Hierarchy|l1=ARM9 § Cache}} | ||
+ | {{cache info | ||
+ | |l1i cache=16 KiB | ||
+ | |l1i break=1x16 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1i extra= | ||
+ | |l1d cache=16 KiB | ||
+ | |l1d break=1x16 KiB | ||
+ | |l1d desc=4-way set associative | ||
+ | |l1d extra= | ||
+ | }} | ||
+ | |||
+ | == Wireless == | ||
+ | {{wireless links | ||
+ | | 2g = true | ||
+ | | gsm = true | ||
+ | | gprs = true | ||
+ | | edge = | ||
+ | | cdmaone = true | ||
+ | | is-95a = true | ||
+ | | is-95b = true | ||
+ | | 3g = true | ||
+ | | cdma2000 = true | ||
+ | | cdma2000 1x = true | ||
+ | | cdma2000 1xev-do = true | ||
+ | | cdma2000 1x adv = | ||
+ | | umts = | ||
+ | | wcdma = | ||
+ | | hsdpa = | ||
+ | | hsupa = | ||
+ | }} | ||
+ | |||
+ | == Utilizing devices == | ||
+ | <!-- * [[used by::XXXXXXXXXXXXXXXX]] --> | ||
+ | |||
+ | {{expand list}} |
Latest revision as of 15:32, 13 December 2017
Edit Values | |
Qualcomm MSM6600 | |
General Info | |
Designer | Qualcomm, ARM Holdings |
Manufacturer | TSMC, IBM |
Model Number | MSM6600 |
Market | Mobile, Embedded |
Introduction | March 20, 2001 (announced) 2003 (launched) |
General Specs | |
Family | MSM6xxx |
Series | MSM |
Locked | Yes |
Bus type | AMBA 2 |
Microarchitecture | |
Microarchitecture | ARM9 |
Chipset | MSM6xxx |
Core Name | ARM926EJ-S |
Technology | CMOS |
Cores | 1 |
Threads | 1 |
Max Memory | 4 GiB |
Max Address Mem | 0xFFFFFFFF |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
MSM6600 is a 32-bit ARM system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2003 for the mobile market. This SoC was part of the MSM6xxx Enhanced Multimedia Platform offering support for the most advanced features such as security, position-location, camera & imaging, audio, video, streaming, and conferencing.
Cache[edit]
- Main article: ARM9 § Cache
Cache Info [Edit Values] | ||
L1I$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
L1D$ | 16 KiB 16,384 B 0.0156 MiB |
1x16 KiB 4-way set associative |
Wireless[edit]
Wireless Communications | ||||||||||||||
Cellular | ||||||||||||||
2G |
| |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
3G |
|
Utilizing devices[edit]
This list is incomplete; you can help by expanding it.
Facts about "MSM6600 - Qualcomm"