From WikiChip
Difference between revisions of "amd/am186/n80c186-25"
< amd‎ | am186

(→‎Cache)
m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
 
{{amd title|N80C186-25}}
 
{{amd title|N80C186-25}}
−
{{mpu
+
{{chip
 
| name                = N80C186-25
 
| name                = N80C186-25
 
| no image            = Yes
 
| no image            = Yes
Line 10: Line 10:
 
| model number        = N80C186-25
 
| model number        = N80C186-25
 
| part number        = N80C186-25
 
| part number        = N80C186-25
−
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Embedded
 
| market              = Embedded
 
| first announced    =  
 
| first announced    =  
Line 41: Line 41:
 
| core count          = 1
 
| core count          = 1
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 1 MB
+
| max memory          = 1 MiB
 
| max memory addr    =  
 
| max memory addr    =  
  
−
| electrical          = Yes
+
 
 
| power              = 1 W
 
| power              = 1 W
 
| v core              = 5 V
 
| v core              = 5 V

Latest revision as of 14:17, 13 December 2017

Edit Values
N80C186-25
General Info
ManufacturerAMD
Model NumberN80C186-25
Part NumberN80C186-25
MarketEmbedded
General Specs
FamilyAm186
SeriesAm186
Frequency25 MHz
Bus speed6.25 MHz
Bus rate6.25 MT/s
Microarchitecture
Microarchitecture80186
Core Name80186
TechnologyCMOS
Word Size16 bit
Cores1
Max Memory1 MiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Power dissipation1 W
Vcore5 V ± 10 %
Tcase0 °C – 70 °C
Tstorage-65 °C – 150 °C

N80C186-25 is an 80186-based microprocessor manufactured by AMD. This model is a redesigned CMOS version that operated at 25 MHz and introduced a number of enhancements in addition to being lower-power CMOS, including a DRAM Refresh Control Unit and various power saving modes.

Cache[edit]

Main article: 80186 § Cache
Cache Info [Edit Values]
L1$ 0 KiB
0 B
0 MiB
1x0 KiB
L2$ 0 KiB
0 MiB
0 B
0 GiB
1x0 KiB

Graphics[edit]

This chip had no integrated graphics processing unit.

Features[edit]

  • 10 new instructions
  • Two DMA channels
  • Three programmable interrupt timers
  • Local Bus Controller
  • Object code-compatible with all 86/88 software
  • Power saving mode
  • DRAM Refresh Control Unit

Documents[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/am186/n80c186-25&oldid=69267"
Facts about "N80C186-25 - AMD"
RDF feed
base frequency25 MHz (0.025 GHz, 25,000 kHz) +
bus rate6.25 MT/s (0.00625 GT/s, 6,250 kT/s) +
bus speed6.25 MHz (0.00625 GHz, 6,250 kHz) +
core count1 +
core name80186 +
core voltage5 V (50 dV, 500 cV, 5,000 mV) +
core voltage tolerance10 % +
familyAm186 +
full page nameamd/am186/n80c186-25 +
instance ofmicroprocessor +
l1$ size0 KiB (0 B, 0 MiB) +
l2$ size0 MiB (0 KiB, 0 B, 0 GiB) +
ldate1900 +
manufacturerAMD +
market segmentEmbedded +
max case temperature343.15 K (70 °C, 158 °F, 617.67 °R) +
max cpu count1 +
max memory1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB, 9.536743e-7 TiB) +
max storage temperature423.15 K (150 °C, 302 °F, 761.67 °R) +
microarchitecture80186 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature208.15 K (-65 °C, -85 °F, 374.67 °R) +
model numberN80C186-25 +
nameN80C186-25 +
part numberN80C186-25 +
power dissipation1 W (1,000 mW, 0.00134 hp, 0.001 kW) +
seriesAm186 +
smp max ways1 +
technologyCMOS +
word size16 bit (2 octets, 4 nibbles) +